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Abstract 
The rapid growth of wireless communications and upcoming requirements of 5G 
networks are driving interest in the areas from wireless transceivers to sensor nodes. 
One of the most vital components of the wireless transmitter is the radio frequency 
power amplifier. A large-signal device model of the transistor is an essential part of 
the power amplifier design process. Despite the significant developments in large-
signal modelling, the models for commercially available devices from the 
manufacturers are still under continuous development and often lack accuracy.  
One of the main objectives of this thesis is the validation and extension of an analytic 
approach as an alternative to conventional large-signal modelling for power amplifier 
designing.  
The first contribution is the derivation of new analytical expressions based on the 
equivalent circuit model, including the extrinsic parasitic elements introduced by the 
package, to calculate the optimum source and load impedances and to predict the 
performance of a radio frequency power amplifier. These expressions allow to 
evaluate the effects of a package on the optimum impedance values and performance.  
The second contribution is establishing the accuracy of the analytic approach. 
Harmonic balance simulation is used as the first benchmark to evaluate the method at 
various bias points and frequencies. The validity of the analytic approach is 
demonstrated at a frequency of 3.25 GHz for gallium nitride based high power devices 
with measurement of prototype radio frequency power amplifier designed for the 
impedance values obtained from the analytic expressions.  
The third contribution is extending the analytic approach to determine the optimum 
impedance values for different criteria of maximum gain, linearity and efficiency. The 
analytic expressions are utilized to gain an understanding of the relationship among 
the device performance, the elements of devices and package models and I-V 
characteristics.  
The wireless sensor networks are essential elements for the realization of the Internet 
of Things. Sensor nodes, which are the fundamental building blocks of these networks, 
have to be energy efficient and able to produce energy to reduce the maintenance cost 
and to prolong their lifetime. The second main aim of the thesis is designing and 
implementing an ultra-low power autonomous wireless sensor node that harvests the 
indoor light energy. 
The forth contribution of this thesis includes a comprehensive comparison of six 
different solar cell technologies under a controlled light intensity, carried out to 
determine the best option for indoor light energy harvesting. The power consumption 
of the node is reduced by selecting the appropriate hardware and implementing a 
wake-up receiver to reduce the active and idle mode currents. The low power 
consumption coupled with light energy harvesting significantly prolong the operating 
lifetime of the node.  
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1.1 Background 
Human history has come a long way since the oldest forms of wireless 
communications like shouts, jungle drums or smoke signals. However, the wireless 
communication as we know today started with the prediction of the existence of 
electromagnetic waves by James Clerk Maxwell in 1865. In 1887, Heinrich Rudolf 
Hertz proved this theory by transmitting and receiving radio signal pulses. Soon after 
their revolutionary work, Nikola Tesla successfully demonstrated transmission of 
radio waves wirelessly in 1893. In 1898, Guglielmo Marconi made his demonstration 
of wireless communication from a boat in the English Channel and later in 1901, he 
successfully transmitted radio signal across the Atlantic Ocean. Although, Tesla was 
the first to be successful in this venture, Marconi is generally cited as the inventor of 
radio and was awarded a Nobel Prize in Physics in 1909.  
The popularity of radio and television all around the world in the following years led 
to a wide network of unidirectional wireless communication by 1930s. Eventually, the 
demand for bidirectional wireless communication emerged. Military applications 
accelerated the research in the field of mobile wireless communications during and 
shortly after, the Second World War. In 1946, American Telephone and Telegraph 
Company’s (AT&T) Bell Laboratories installed and commercialized Mobile 
Telephone Service (MTS) in St. Louis, USA. There was also interesting progress in 
the area of satellite communications. In 1957, The Union of Soviet Socialist Republics 
(USSR) put Sputnik 1, the first artificial satellite, into Earth’s orbit. It had two radio-
transmitters on board working at 20.005 and 40.002 MHz. The United States of 
America (U.S.A) soon followed USSR by launching their satellite Explorer 1 in 1958. 
This encouraged the development of satellite communications, which is to this day an 
important area of wireless communications.  
The cellular communications experienced a revitalized interest in the 1970s with the 
paramount contributions from pioneering companies like Motorola and AT&T. 
Motorola produced the first handheld phone in 1973. AT&T Bell Labs implemented 
the idea of hexagonal cells in cellular communications with detailed system plans. 
These helped in the growth of mobile wireless communication and in the 1980s, the 
era of cellular communication begun. Since then mobile wireless communications has 
seen tremendous growth and development. The evolution of global wireless 
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communications technology can be categorized into different generations as shown in 
Figure 1.1. 
 
Figure 1.1: Evolution of Wireless Telecommunication/Cellular Network Systems 
Nippon Telephone and Telegraph (NTT) installed the first commercial cellular system 
in Tokyo in 1979, followed by Europe and U.S.A. These first generation (1G) systems 
provided voice communication through analog radio transmission. To overcome the 
bad spectral efficiency of analog transmission and to meet the growth of the market, 
the second-generation (2G) mobile systems with digital networks and modulations 
schemes were introduced in the early 1990s. The availability of new technologies and 
the ever-increasing number of mobile users and their demand for more bandwidth and 
greater speed triggered the industries and researchers to devise the next generation of 
mobile communication system. In addition, there was a necessity for global network 
standards. Therefore, the International Telecommunication Union (ITU) was formed 
to specify the standard for next generation mobile networks with the International 
Mobile Telecommunications (IMT) requirements. The 3rd and 4th generations of 
mobile communication systems can accommodate higher user numbers and provide 
high speed and more bandwidth for high-quality multimedia applications with a 
remarkable enhancement in performance and Quality of Service (QoS) with the aim 
of omnipresent access at low cost. Long Term Evolution (LTE)-Advanced 
standardized by the 3rd Generation Partnership Project (3GPP) and IEEE standard 
802.16m (i.e. Wireless MAN-Advanced) are currently the main technologies for 4G. 
Higher data speed is achieved through secure all-IP based internet protocol and 
Orthogonal Frequency Division Multiplexing (OFDM) is used as the multiple access 
technology. 
It can be seen from Figure 1.1 that there has been one new technology every 10 years 
since 1980, however it took nearly 20 years for a technology to reach peak penetration 
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from its launch. The first commercial LTE networks were launched in 2009, and based 
on the historical facts it will not reach its peak until around 2030. According to GSMA 
Intelligence, 60% of world’s population will be under LTE coverage by 2020. In 
addition, as a technology LTE still has a lot of room for development. This raises the 
question about the necessity of another new generation of mobile technology by 2020. 
However, the anticipated traffic growth in 2020 and beyond indicates that it will be 
necessary to adopt new technology with enhanced capabilities with higher bit-rates 
and wider bandwidth.  
According to ITU-R Report M.2370-0 [1.1], there will be a tremendous growth in 
services such as audio-visual media streaming with new contents like virtual reality 
and augmented reality, video calls and conference, autonomous driving, cloud 
computing and storage.  The subscriber behaviour is also another driver behind this 
prediction. From 2007 to 2014, the global subscription numbers of mobile broadband 
users went up by 764% and in the developing countries the growth was a staggering 
rate of 3000% due to increasing number of smartphone users.  In developing countries, 
the infrastructure for the fixed internet is poor and improving the conditions is 
challenging. Therefore, the mobile broadband internet is popular. In addition, it is 
estimated that by 2050 another 2.5 billion people will be added to urban population 
and 64% of people will live in cities [1.2]. Currently, majority of the mobile data traffic 
is generated by the urban population, so it can be safely said that in coming years there 
will be a need of more upgrade in telecommunication infrastructure and technology to 
cope with the expected urban population.  
Internet of Things (IoT) is presently one of the most talked about ideas in the media 
and industry. Internet is one of the most significant, dynamic and dominant inventions 
in all of human history. It has already made an incredible impact on communication, 
education, business, science, government, and humanity. Although we have observed 
extraordinary growth of the World Wide Web, but in a sense IoT is essentially the first 
real evolution of the internet. The IoT is about smart machines not only interacting 
and communicating with other machines, but also with objects, infrastructures and the 
environment. In 1999, a group of researchers from seven universities in four continents 
working in the area of networked Radio Frequency Identification (RFID) at the Auto-
ID Labs of Massachusetts Institute of Technology (MIT) with Kevin Ashton first 
conceived the term “Internet of Things” [1.3]. According to Cisco Internet Business 
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Solutions Group (ISBG) [1.4], the IoT refers to a situation when more machines are 
connected to the internet than people. The IoT is predicted to grow to 50 billion 
devices connected to the internet by 2020. From approximately 0.4 billion machine-
to-machine connections in the world right now, the number will be near 7 billion in 
2020 and by 2030, it will reach a staggering 97 billion [1.1]. Implementation of 
technologies such as the RFID tag, short-range wireless communications, real-time 
localization, mobile internet, ad hoc and wireless sensor networks will make the IoT 
into a reality. The IoT will allow us to collect more data, and coupled with the ability 
to process these into information, it is expected to enable people to gather more 
knowledge and advance even further. 
Therefore, the next generation of mobile network systems should be able to handle 
massive connectivity not only in terms of total number but also performance and 
efficiency. To meet the demand for increased user number and data traffic; advanced 
modulation, coding and multiple access schemes, new network architectures and 
technologies are being explored as some of the potential solutions which may improve 
the spectral efficiency of future wireless communication systems. All the cellular 
technologies up to 4G work in the frequency range of 300 MHz to 3 GHz. Popular 
wireless communication technology Wi-Fi works at 2.4 and 5 GHz. A range of 
commercial systems for satellite systems, fixed wireless networks and radars is already 
available above 6 GHz. The wide range of new services and applications and the rapid 
growth in wireless data traffic in future will require broader and adjacent channel 
bandwidth. This cannot be fully addressed by currently available bands. This suggests 
the necessity to study spectrum resources at higher frequency ranges. Continuous 
academic and industry research and development are ongoing to evaluate the technical 
feasibility of frequency bands above up to 100 GHz for wireless transmitters and 
receivers. Commercial 60 GHz multiple gigabit wireless systems (MGWS) products 
are already available and prototyping more products at various frequencies such as 11, 
15, 28, 44, 70 and 80 GHz are in progress. It has to be noted that no single frequency 
range fulfils all conditions required to install IMT systems particularly in areas with 
diverse geographic and population density. Therefore, to meet the capacity and 
coverage requirements of the future, multiple frequency ranges at both low and high 
bands would be needed. 
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The device technology used in the wireless communication systems plays a vital role 
in its performance. Gallium arsenide (GaAs) heterojunction bipolar transistor (HBT) 
and high electron mobility transistor (HEMT), silicon metal–oxide–semiconductor 
field-effect transistor (MOSFET) and complementary metal-oxide semiconductor 
(CMOS), and silicon germanium (SiGe) HBT BiCMOS are technologies for the RF 
front-end of mobile handsets. GaAs Monolithic Microwave Integrated Circuit 
(MMIC) technologies currently are leading the industry due to their maturity and 
advantages over others. However, advance technology like Ultra CMOS Global 1 
shows the potential to match the performance of GaAs technology at much lower cost. 
Indium Phosphide (InP) based HBT and HEMT also show improved performance over 
GaAs technology and has significant prospect to be used in communication 
applications up to more than 140 GHz. Silicon LDMOS has been the most commonly 
used technology in base stations for a long time and now is being replaced by the GaN 
HEMT devices for 4G. GaN HEMT technology has the potential to dominate the 5G 
network applications due to its high frequency ability as well as higher power density. 
Therefore, it has the clear advantage of smaller size. Due to its smaller size, the 
impedances of these devices are higher and hence designing the matching circuits is 
simpler which makes them an ideal choice for broadband applications. As a 
consequence, GaN HEMT technology is bound to be used in mobile devices as well.   
1.2 Motivation, Previous Work and Aim of this Thesis  
One of the most vital components of the wireless transmitter is the power amplifier 
(PA). As shown in Figure 1.2, in a typical wireless transmitter, the PA is the last stage 
before the antenna. It amplifies and produces radio signals with necessary power at 
the antenna for transmission.    
 
Figure 1.2: A typical wireless transmitter 
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Since the PA consumes most of the power in a wireless transmitter, its efficiency is 
the most dominant factor in the total power dissipation in the system which is 
particularly important for wireless communication systems. At the same time, 
advanced modulation schemes require PAs to meet strict specification of linearity. 
Therefore, these systems demand not only substantial power at high frequencies but 
also linearity and efficiency. The use of the right device and appropriate circuitry is a 
precondition of designing a power amplifier. The choice of a technology is related to 
both technical and economic constraints of the PA to be designed. The datasheets, 
applicable only to a vendor test board design, usually do not specify the device 
performance under any other bias condition or frequency except that of the specific 
test board. This makes it difficult to predict the performance from datasheet alone.  
Conventionally load-pull and source-pull measurement systems or more popularly 
harmonic balance simulations with the large-signal models of the transistors are used 
to assess the performance of the devices being considered for the power amplifier. 
However, the load tuner systems are very expensive, and on the other hand, in a lot of 
cases the large-signal models for commercially available devices supplied by the 
vendors are not accurate and sometimes have convergence problems. A lot of times, 
the choice of device depends upon the experience of the designer and prototyping the 
amplifier becomes the most reliable approach. However, this trial and error method 
leads to several iterations in the design cycle which is costly in terms of both time and 
money. Therefore, a reliable, fast and cost-effective method to predict device 
performance is useful for PA design. 
As an alternative to conventional methods, assessment of RF performance of a 
transistor for power amplifiers using an analytical approach has been developed. In 
1983, Cripps [1.5] first analytically showed the impact of load impedance on load-pull 
contours and also demonstrated that simple equations could lead to good agreement 
with experiment. This was further extended by Walker [1.6] to a transistor having 
input, output and feedback capacitance and source inductance. However, the 
expressions in [1.6] yielded inaccurate results since it neglected gate resistance and 
drain conductance for Si RF power MOSFETs. It also considered a linear current 
generator which limited its accuracy predicting the large-signal performance. 
Fioravanti et al. [1.7] mainly extended the work in [1.6] to obtain the optimum 
impedance values by adding more elements in the equivalent model and also included 
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them in the calculation of gain compression by considering a non-linear current 
generator for the first time. These analytic expressions were proposed for silicon RF 
power MOSFETs, and were extended to include the effects of parasitic inductances 
and pad capacitances by Chevaux et al. [1.8] using a 14-element model for GaN 
HEMT devices.  
The main achievement of this thesis is the experimental validation of this analytical 
approach to calculate the optimum impedance values and to predict RF performance 
for high power GaN HEMT devices in a radio frequency power amplifier with 
considerably good accuracy at frequencies up to 3.25 GHz. The accuracy has been 
extended to include different bias conditions cross-verified via harmonic balance 
simulations using exactly the same equivalent model of the transistor. Another 
extension of novel output of this thesis is the extension of the analytical approach to 
optimize impedance values for the various criteria of maximum gain, linearity and 
efficiency, which are most widely used by PA designers. Our results show that the 
GaN HEMT is relatively immune to different optimization criteria compared to the 
silicon LDMOS. Using analytic approach, the response can be attributed to higher 
values of feedback capacitance and output conductance in the GaN HEMT. The effects 
of nonlinear input capacitance and package parasitic are also taken into account in the 
analysis. The impacts of uncertainty and errors involved with extraction and 
measurement are examined in detail. 
Another area of wireless communications explored in this thesis is the wireless sensor 
node. Wireless sensor networks, which are already being used in numerous 
applications including environment, medical, military, transportation, crisis 
management, and smart homes. The most fundamental building blocks of a wireless 
sensor network are sensing nodes with data processing and communication 
capabilities. Although individual nodes consume a very small amount of power, a 
large number of nodes need a lot of power to operate. A battery powered wireless 
sensor node (WSN) is the most feasible, effective and popular solution. However, the 
WSN is often installed in a hard-to-reach location, so changing the battery regularly 
can be expensive and problematic. Therefore, in order for the IoT to reach its full 
potential, research is required to make these sensors and processors to be highly energy 
efficient and self-sustaining. This means that in addition to very low power 
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consumption, it must also have the ability to generate electricity by ambient energy 
harvesting.  
Selecting an appropriate microcontroller unit (MCU) and transceiver is crucial in 
minimizing the power consumption in a WSN. A lot of these WSNs could be deployed 
indoors where the availability of ambient light might be limited. For example: 
typically, in an office there is an average of eight hours of light available for five days 
a week. In order to be operational over an extensive period of time the WSN should 
manage to harvest enough energy with limited resources. This makes the choice of 
solar cell and the power management system, which can efficiently acquire and 
manage the microwatts to milliwatts of power produced by the solar cell, significant. 
In addition, a wake-up receiver (WuR) can considerably reduce the unnecessary 
energy consumption in a WSN by allowing to turn off the transceiver during idle time. 
However, today’s commercially available wireless sensor nodes usually do not include 
any wake-up receiver in the designs. A successful design of autonomous WSN 
involves careful execution of equally important tasks of choosing the most suitable 
MCU and transceiver, using the right solar cell for indoor condition, designing an 
efficient power management system and implementing a WuR.  
The second focus of this thesis is therefore an ultra-low power autonomous wireless 
sensor node with a wake-up receiver to minimize the total power consumption by 
reducing the idle time current in the WSN. Although at present silicon-based solar cell 
technologies capture more than 80% market of the total commercially produced solar 
cells [1.9], technologies such as dye-sensitised and perovskite solar cells offer 
promising performance for indoor application. Six different solar cells technologies 
are studied under a controlled light intensity. The results show that considering both 
performance and cost, the DSSC is the best possible solution for indoor energy 
harvesting.  
1.3 Outline 
The thesis is organized into seven chapters. 
In Chapter 2, the device structures and operating principles of the GaN HEMT and 
Si LDMOS devices are briefly described and a brief summary of the state-of-the-art 
commercial RF transistors is present. This chapter then explores some of the basic 
concepts of a radio frequency power amplifier such as important figures of merit, 
Chapter 1 
10 
 
classes of operation and optimum impedance values for matching network. Finally, 
various amplifier architectures to improve the performance are also discussed.  
Chapter 3 presents a brief introduction to the types of device modelling. It then briefly 
compares some of the existing empirical models and describes the state-of-the-art in 
device modelling reported in the literature.  
Chapter 4 primarily focuses on the extraction procedure of the parameter values of 
the small-signal equivalent circuit model of an RF power transistor. It first describes 
the methods to measure commercial devices in non-coaxial packages with coaxial 
equipment. It also explains different calibration methods and approaches to remove 
the effects of test fixtures from measured S-parameters. New models for two GaN 
HEMT devices with inaccurate large-signal models are proposed in this chapter. 
Finally, the relationship between extracted parameter values and device technology is 
studied. 
In Chapter 5, new analytical expressions are derived based on a 19-parameter lumped 
element model that includes the parasitic elements of the package. The accuracy of the 
analytic approach at different bias conditions and frequencies are first validated via 
harmonic balance simulation. Prototype amplifiers using the impedance values from 
analytical approach and vendor model are built and measured to establish the validity 
and accuracy of our method via experiment. The method is then extended to optimise 
the impedance values for the different criteria and results are compared for two devices 
for Si and GaN HEMT and explained in terms of device technologies. The effects of 
package parasitic on the optimum impedance values and performance are studied 
using the analytic approach. The influence of nonlinear input capacitance is also 
analysed. The impacts of extracted parameter values and I-V characteristic on the 
impedance values and RF performance are studied using the analytic approach. This 
chapter demonstrates the strength of the analytical approach to be applied for the 
optimization of the device at both device and amplifier design levels.   
In Chapter 6, major issues and challenges in wireless sensor technology are discussed. 
Then the design and implementation of an autonomous WSN, which addresses the 
issue of limited energy, is described accompanied by a survey of state-of-the-art 
commercial products for each component. Different solar cell technologies are 
characterized in a controlled light intensity similar to indoor condition at room 
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temperature in order to determine the best possible solution for indoor energy 
harvesting. The charging characteristic of a rechargeable battery is also studied as a 
function of the open circuit voltage, short-circuit current and harvested power from 
the solar cells. Finally, the design and implementation of a wake-up receiver is 
presented. 
Finally, the work in this thesis is summarized in Chapter 7.  Possible continuation of 
the studies and future work are also recommended.   
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Chapter 2 
Basic Concepts of Radio Frequency Power 
Amplifier 
Abstract 
In this chapter, the device structures of silicon-based laterally diffused metal–oxide–
semiconductor field-effect transistor (Si LDMOSFET) and gallium nitride based high electron 
mobility transistor (GaN HEMT), particularly the devices studied in this thesis are described. 
A brief comparison of state-of-the-art commercial RF transistors shows that Si LDMOS and 
GaN HEMT are competitive in the frequency range of 2 to 3.5 GHz with transistors from both 
technologies offering similar output power. Although GaN HEMTs show higher efficiency 
compared to Si LDMOS devices, the power gain from the latter is higher than the former. 
Finally, some important figures of merit and different classes of operation and architectures 
of radio frequency power amplifiers (RF PAs) are discussed.
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2.1 Introduction 
The radio frequency power amplifier (RF PA), one of the fundamental components of 
any communication system, is used to amplify an RF signal using DC power before 
transmission. Many receivers also have a stage of RF amplification to amplify the 
received signal from the antenna. The most expensive and power consuming 
component of an RF PA is the transistor.  
Currently, a range of RF transistors from various technologies is implemented in 
wireless communications systems and each technology has its own advantages and 
limitations. The semiconductor transistor technologies are usually categorized in terms 
of materials or operation principles. Table 2.1 displays the material properties of some 
commonly used semiconductors. These materials properties determine the device 
characteristics and set the fundamental limitation of a technology.  
Table 2.1: Material properties of popular semiconductors [2.1], [2.2]  
Material Property Silicon Gallium 
Arsenide 
4H-
Silicon 
Carbide 
Gallium 
Nitride 
Diamond 
Bandgap, Eg (EV) 1.12 1.43 3.26 3.45 5.45 
Electron Breakdown Field 
Ebr (kV/cm) 
300 400 2200 2000 10000 
Dielectric Constant, ε 11.9 13.1 10.1 9 5.5 
Electron Mobility, µ (cm2/V.s) 1500 8500 1000 1250 2200 
Saturated Electron Drift Velocity,  
vsat (x107 cm/s) 
1 1 2 2.5 2.7 
Thermal Conductivity, λ 
(W/cm.K) 
1.5 0.46 4.9 1.3 22 
BFOM/BFOM (Si) 1.0 9.6 3.1 24.6 - 
JFOM/JFOM (Si) 1.0 2.7 20 27.5 50 
Baliga’s figure of merit (BFOM) [2.3] is a measure of the on-resistance of a device (RON 
∝ 1/µ*Ebr3) which indicates the power handling capability. 
Johnson’s figure of merit (JFOM) [2.4] ia a measure of the ultimate high frequency capability or 
cut-off frequency of the material (fT ∝ Ebr*vsat /2π). 
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Silicon LDMOS has the advantage of extensive research and incremental 
development, which lead to low cost and reliable performance which have made it the 
transistor of choice for a wide variety of RF applications since the late 90’s. However, 
due to low electron mobility and drift velocity, the operation of silicon-based 
transistors is mostly limited to frequencies below 3 GHz. Gallium arsenide or GaAs 
transistors are capable of operating at frequencies up to 250 GHz because of the high 
electron mobility. However, these devices cannot tolerate high voltages, currents and 
temperature. Therefore, GaAs devices are most widely used for low power 
applications such as RFPAs for cell phones.  
Both gallium nitride (GaN) and silicon carbide (SiC) have similar material properties 
that indicates comparable performance. The higher thermal conductivity of SiC gives 
it an advantage of better heat dissipation which is an important property for high 
power, high temperature performance. Although SiC MESFETs show promising 
performance for high power microwave devices; GaN HEMTs display higher power 
densities and higher frequency capabilities [2.5], [2.6].  Diamond clearly exhibits the 
best theoretical performance, as its figure of merit values are much higher than any 
other semiconductor. However due to the very high cost involved, it would not be 
commercially feasible to manufacture diamond-based transistors yet. Therefore, GaN 
is the ideal choice for high power microwave device [2.1], [2.2], [2.7], [2.8]. 
Due to their high power capabilities, silicon-based laterally diffused metal–oxide–
semiconductor field-effect transistor (Si LDMOSFET) and gallium nitride based high 
electron mobility transistor (GaN HEMT) device technologies currently are the 
primary choices for wireless communication infrastructures. Continuous research and 
improvement have extended the frequency of operation for Si LDMOS up to 4 GHz. 
For example, the output capacitance, which greatly influences the frequency-
dependent RF performance, has been reduced by a factor of two for LDMOS in the 
last decade by scaling down the physical size of the device [2.9]. As result, there is a 
competition between these two technologies in the frequency range of 2 to 3.5 GHz, 
particularly because reliability of GaN devices is still under development.  
In this chapter, the basic operation and device structures of SI LDMOS and GaN 
HEMT are described first and a brief comparison of state-of-the-art commercial RF 
transistors is presented. The basic concepts and some important figures of merit that 
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are necessary for designing RF power amplifier are discussed. Finally, classes of 
operation and architectures of RF PAs are discussed.  
2.2 RF Power Transistors  
2.2.1 Silicon LDMOS 
2.2.1.1 Basic Operation of a MOSFET 
The basic operation of an n-type MOSFET is based on the variation of charge 
concentration of a metal–oxide–semiconductor (MOS) capacitor between the gate 
contact and in the semiconductor, which are separated by an insulator such as silicon 
dioxide (SiO2). As seen in Figure 2.1, there is also an ohmic contact for semiconductor 
substrate. If a positive voltage (VGS) is applied at the gate (G), for a p-type 
semiconductor holes are expelled from the oxide-semiconductor interface.  
 
Figure 2.1: Schematic of the cross-section of an n-channel MOSFET.  
At a certain applied gate voltage called the threshold voltage (Vth), the electron 
concentration at the SiO2/Si interface becomes equal to the hole concentration in bulk 
of p-type semiconductor and an inversion layer is created at the surface of the p-body 
region and the silicon dioxide layer. The positive voltage at the gate also attracts more 
electrons from the highly doped n+ diffusion regions. When VGS > Vth, there is an 
excess of electrons in the channel and with increasing VGS the carrier concentration in 
the channel gets higher.   
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Figure 2.2: Measured I-V characteristic of Freescale MRFE6VS25N, a 25 W silicon LDMOS.  
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However, the current only starts to flow when a voltage applied between the drain (D) 
and the source (S) terminals (VGS > Vth and VDS > 0). Form the measured I-V 
characteristics for Freescale MRFE6VS25N, a 25W silicon LDMOS, in Figure 2.2; it 
can be noted that the threshold voltage Vth = 1.4 V. At a certain drain-source voltage, 
the channel width near drain becomes zero due to the charge depletion near drain 
contact and after this point, the current fundamentally remains the same and is called 
saturation current. 
2.2.1.2 Device Structure of an LDMOSFET  
Figure 2.3 (a) shows the schematic of the device cross-section of a typical n-channel 
RF LDMOS transistor from Freescale Semiconductor [2.10]. Its simplified form can 
be seen in Figure 2.3 (b). The Si LDMOS studied in this thesis is Freescale’s 
MRFE6VS25N which a 25 W Si LDMOS transistor.  
 
(a)                                                                          (b) 
Figure 2.3: (a) Schematic of the cross section of the n-channel LDMOS from Freescale 
Semiconductor [2.10] and (b) its simplified form.  
The n-channel LDMOS transistor is built on a highly doped p+ silicon substrate. A 
low doped p- epitaxial layer is grown upon the substrate which reduces the drain-to-
substrate capacitance and thus helps to increase the efficiency. The gate is made out 
of a conductor which is insulated from the channel below by layer of silicon dioxide. 
Tungsten silicide/polysilicon (WSi/Poly) gate is implemented to achieve a low gate 
access resistance. The WSi shield over the gate is employed to reduce the gate-to-drain 
feedback capacitance and also to control surface electric fields that allows to achieve 
improved device performance without compromising the breakdown voltage. Two 
highly doped n+ diffusion regions, which are opposite type to the body region, form 
the source and drain of the transistor. The channel length is defined by the low doped 
p-type body, referred to p-type high voltage (PHV) region, below the gate and the 
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source regions. The threshold voltage and drain current saturation depend on the 
dimension on the p-body region and the lateral diffusion of the dopants. At the drain 
side of the gate, a lightly doped drain (LDD) n- region, also known as n-type high 
voltage (NHV), is implemented to obtain high breakdown voltage. The stacked drain 
metal (Metal-1 + Metal-2 Drain in Figure 2.3) is designed to reduce electromigration 
and thus improve the reliability. The parallel gate bus (Metal-2 Gate Bus in Figure 
2.3) is used to reduce the gate resistance. The top metal (Metal-1 Source in Figure 2.3) 
electrically connects the top source to the bottom source metal via the highly doped 
p+ sinker and p+ substrate to create a source connected ground plane. This reduces the 
source inductance and resistance [2.10] in the device which enables high power gain 
at high frequencies and high on-state breakdown voltages. In addition, it also allows 
the die to be directly attached onto a thermally and electrically conductive package 
flange.   
2.2.2 AlGaN/GaN HEMT 
2.2.2.1 Basic HEMT Operation 
The principles of operation in a HEMT are based on the properties of a heterojunction. 
The heterojunction is formed when a wide band-gap semiconductor material is grown 
on a relatively narrow band-gap semiconductor material or vice-versa. Due to the 
difference in their band gaps, also known as band-offsets, band-bending takes place at 
the interface as shown in Figure 2.4.  
      
Figure 2.4: AlGaN/GaN band diagram and simplified AlGaN/GaN HEMT Structure. 
Near the heterojunction in the upper part of the narrow bandgap semiconductor layer, 
a triangular quantum well is formed because of the presence of polarization charge at 
the interface and discontinuity in the conduction band. This quantum well acts as the 
conducting channel for the HEMT. A lower channel resistance, which improves the 
device performance, could be attained by increasing the electron mobility and density 
of the electrons in 2DEG in a HEMT.   
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The HEMT is a three-terminal device where the current between the drain (D) and 
source (S) flows through the 2DEG conducting channel and is controlled by the space 
charge which changes according to the applied voltage at the gate (G) terminal.  If the 
gate voltage is increased in the negative value, the space charge underneath the gate 
starts to spread and deplete the channel. At some point the channel is totally pinched-
off leading to the off state. 
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Figure 2.5: Measured I-V characteristics of Cree CGH40025, a 25 W GaN HEMT. 
Figure 2.5 shows the measured I-V characteristics of Cree CGH40025, a 25 W GaN 
HEMT. The pinch-off voltage Vpinch-off, often called the threshold voltage Vth for 
HEMT devices, is -3.14 V. The decrease in drain current at high drain and gate 
voltages is the result of self-heating which has been discussed later. 
2.2.2.2 Polarization Effects 
The 2DEG in a AlGaN/GaN heterostructure arises due to strong spontaneous and 
piezoelectric polarization in the crystal. The GaN crystal lacks symmetry due to its 
wurtzite structure and this results in high polarity as the electron charge cloud shifts 
toward one side of the atom. Therefore, there is a built-in electric field in the crystal 
which leads to spontaneous polarization (PSP). The electric field and sheet charges in 
both AlGaN and GaN crystals due to PSP can be seen in Figure 2.6.  
 
Figure 2.6: Spontaneous (AlGaN and GaN) and piezoelectric (AlGaN) polarization induced electric 
field and sheet charges and combined polarization effect in AlGaN/GaN structure.  
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The AlGaN layer when grown on a GaN buffer layer is strained because of the 
difference in lattice constant between the two materials. This leads to deformation in 
the crystal lattice structure and a resulting polarization field. Since these materials have 
large values of piezoelectric coefficients, the piezoelectric polarization (PPE) is very 
strong in an AlGaN/GaN heterostructure. Figure 2.6 shows the resulting sheet charge 
at both faces of the AlGaN layer. 
Now if the orientation of the GaN crystal can be arranged in such a way during growth 
so that the spontaneous and piezoelectric polarizations are in the same direction [2.11], 
then the polarization field in AlGaN will be higher than that in the GaN buffer layer 
and due to this disruption in polarization field, there will be large positive sheet charge 
at the AlGaN/GaN interface. This electric field will increase as the AlGaN layer 
thickness is increased during the growth process, and after a critical thickness the 
electric field will be strong enough to create ionized donor states at the surface of the 
AlGaN layer as electrons move to the AlGaN/GaN interface and accumulate on the 
side of the lower bandgap GaN buffer layer. 
 
Figure 2.7: Polarization induced surface states and 2DEG in AlGaN/GaN HEMT. 
There will be a 2DEG at the interface and positive states due to ionized donors at the 
surface. These effects allow the AlGaN/GaN heterostructure to form the 2DEG 
without any intentional doping in the AlGaN layer.  The electron concentration in the 
2DEG in the hetero-interface can be increased further by inducing more strain which 
can be accomplished by controlling the fraction of Al mole in the AlGaN barrier layer.  
Higher Al fraction in the AlGaN layer increases the piezoelectric polarization and 
results in higher carrier concentration in the 2DEG. However, when the carrier 
concentration is higher, the usual low temperature scattering mechanism like alloy 
disorder scattering in AlGaN/GaN heterostructure becomes prominent even at room 
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temperature. This along with the interface roughness scattering leads to the decrease 
in electron mobility in the 2DEG. Both of these issues can be addressed by an AlN 
spacer layer between the AlGaN and GaN layers [2.12].  
 
Figure 2.8: Simplified device structure and the band diagram of AlGaN/GaN HEMT with AlN spacer 
layer. 
Higher bandgap of the AlN layer elevates the height of the potential barrier as seen in 
Figure 2.8; and consequently, the penetration of electron wave function into the 
AlGaN layer is significantly decreased and so are the interface roughness scatterings. 
Since AlN is a binary material, there is no alloy scattering. The polarization-induced 
charge at the AlN/GaN interface due to AlN spacer layer also increases the carrier 
concentration in 2DEG. As a consequence, this AlN spacer layer greatly increases the 
conductivity of the 2DEG.  
2.2.2.3 Choice of Substrate 
Many of the material properties of a device, and consequently its performance and 
reliability depend on the substrate used and therefore the selection of an appropriate 
substrate is very important. The major criteria for choosing a substrate are material 
properties such as lattice constant, thermal expansion coefficient (TEC), surface 
chemistry, temperature stability, thermal and electrical conductivity. The availability 
and most importantly the cost of the substrate have to be taken in to account for the 
commercialization of the device.  
The process to grow bulk GaN crystal growth is still in very early stage and there are 
material properties and economic challenges to overcome before GaN substrates could 
be used for GaN HEMTs. Therefore, the inaccessibility of GaN substrate has led to 
the use of different materials as the substrate of choice for the GaN HEMTs. 
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AlGaN/GaN heterostructure has been grown on silicon (Si), aluminium nitride (AlN), 
sapphire, silicon carbide (SiC), diamond substrates. Growth of AlGaN/GaN on GaN 
templates [2.13] and ‘SopSiC’ composite substrate of silicon, silicon carbide and 
silicon dioxide [2.14] have also been reported. It is well known that the high power 
devices suffer from self-heating at large drain-to-source voltages which is detrimental 
for device performance and long-term reliability. Therefore, in order to maintain 
device performance, the generated heat has to be transferred from junction. GaN 
HEMT on sapphire substrate shows poorer performance compared to silicon substrate 
[2.15], [2.16] due to almost five times lower thermal conductivity which makes it a 
poor choice as a substrate for high power GaN HEMT devices for RF application. 
Diamond, due to its large thermal conductivity, currently has drawn a lot of attention 
as a substrate for GaN HEMT devices. It has been reported [2.17] that the drain current 
and transconductance of HEMTs on diamond are much higher than that of GaN 
HEMTs grown on any other substrate and the rise in temperature with increasing 
drain-to-source voltage is also lower when compared to any other substrate. At 
present, all the commercially available GaN HEMTs are grown on either silicon 
carbide or silicon substrates. A brief comparison of these two substrates is presented 
in the following section.  
Comparison of SiC and Si substrates 
Silicon carbide or SiC is presently the primary substrate of choice for GaN HEMTs 
due its high thermal conductivity and high breakdown voltage. Semi-insulating SiC 
substrates have very high resistivity which in combination with other material 
properties makes it an excellent substrate for high power and high frequency devices. 
However, SiC is produced in small-size wafer such as 50 mm-150 mm in diameter and 
the usual cost of a 50 mm wafer in 2016 is £314 - £402 [2.18]. As a result, GaN-on-
SiC HEMTs are comparatively more expensive.  
Silicon substrates on the other hand are low cost. The typical cost of a standard wafer 
size of 300 mm is £100 - £161 [2.18], which makes it good for commercialization. 
However due to the lower thermal conductivity of 1.5 W/cm/K in silicon, the resultant 
heat transfer rate from the device channel in these high power devices is low. As a 
result, these devices suffer from prominent self-heating compared to the GaN HEMTs 
on SiC substrate. However, according to Nitronex [2.19], the difference between the 
thermal conductivity of SiC and Si starts to decrease as the operating temperature starts 
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to increase and at an operating temperature of 175°C, it is 0.6 W/cm/K. The thermal 
resistance can be reduced even further by reducing the Si die thickness. By reducing 
the thickness from 4mil to 2mil, Nitronex has managed to decrease the thermal 
resistance by 15%. 
Table 2.2: Material properties of SiC and Si substrates 
Property SiC Si 
Bandgap (eV) 3.26 1.12 
Electric Breakdown Field (kV/cm) 2200 300 
Thermal Conductivity (W/cm°K) 4.9 1.5 
Lattice Mismatch with GaN (%) 4 17 
Thermal Expansion Coefficient Mismatch (%) 3.2 54 
Another major issue with Si substrate is the difficulty to grow good quality GaN on it. 
As can be seen in Table 2.2, the lattice mismatch of silicon with GaN is 17%, and this 
leads to a high dislocation density in the GaN layer grown on the Si substrate. This 
situation is deteriorated further by the 54% mismatch in thermal expansion coefficient 
(TEC) between GaN and Si. As a result, it is difficult to grow crack-free GaN layers 
for the HEMT fabrication. In addition, low resistivity silicon substrates result in higher 
losses at high frequency [2.20]. For example, below 10 GHz, the attenuation loss in 
100 Ω-cm silicon substrate is 0.49 dB/mm compared to 0.15 dB/mm in 10000 Ω-cm 
silicon substrate. The coupling of RF signal with the lossy low resistivity substrate 
results in lower performance for the device.  
By depositing an aluminium nitride (AlN) transition layer on high-resistivity Si 
substrates, both lattice mismatch and TEC mismatch have been addressed [2.19], 
[2.21] - [2.23]. The high resistivity silicon substrate overcomes the substrate-induced 
loss by the low resistivity silicon substrate. Figure 2.9 shows the schematic for the 
cross-section of the epi layers structure of Nitronex NPTB00025, the 25W GaN 
HEMT on 10,000 Ω-cm Si substrate [2.19]. 
Figure 2.9: Cross-section and simplified schematic of the epi layer structure for 25 W GaN HEMT on 
Si [2.19]. 
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The stress caused by the lattice mismatch is absorbed by the AlN/Si interface, while 
the AlN/GaN transition layer reduces the stress due to the TEC mismatch. The AlN 
layer also provides a highly resistive substrate which allows high frequency operation 
[2.22].  
 
Figure 2.10: Cross-section and simplified schematic of the epi layer structure for 25 W GaN HEMT 
on SiC [2.24]. 
Figure 2.10 shows the schematic of the epi layers for Cree CGH40025, the 25 W GaN 
HEMT on SiC [2.24]. The passivation layers and field plates in both devices help to 
reduce the impact of surface and buffer traps and increase the breakdown voltage. 
Other significant differences between these two structures are the Fe-doped GaN 
buffer layer and the presence of an AlN barrier layer in the Cree CGH40025 structure. 
The iron-doped GaN buffer layer helps to achieve more stability and higher 
breakdown voltage as well as high power and high frequency operation [2.25], [2.26]. 
The Al fraction in the AlGaN barrier of Nitronex NPTB0025 is 26% which is higher 
than that (22%) of Cree CGH40025.  
2.3 State-of-the-art Commercial RF Transistors 
Figure 2.11 shows a brief comparison of current state-of-the-art commercially 
available RF transistors in silicon LDMOS and GaN HEMT technologies. The data 
have been collected from the product datasheets of six leading manufacturers in 2016.  
It can be seen from Figure 2.11 that currently above 3.5 GHz, the GaN HEMT is the 
only available option for high power RF amplifiers. However, in the frequency range 
of 2 GHz to 3.5 GHz, silicon LDMOS and GaN HEMT technologies are highly 
competitive with a lot of transistors available in the market. The transistors from both 
technologies display similar output power up to 125 Watts. 
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Figure 2.11: A comparison of performance of commercial RF transistors. 
Interestingly, it can be observed in Figure 2.11 (b) that power gain from silicon 
LDMOS devices are higher than GaN HEMT transistor. The GaN HEMT devices still 
have not achieved the potential power gain based on its material properties, which 
confirms the lack of maturity of this technology and scope for improvement. Although 
the values of efficiency of these transistors in RF PAs are not directly comparable in 
Figure 2.11 (d) because the bias currents are different; however, it can be said that 
GaN HEMT shows higher efficiency compared to Si LDMOS. Besides specified RF 
performance, the cost involved is an important criterion in the amplifier design 
process. The GaN HEMT devices are roughly three to four times more expensive than 
a silicon LDMOS with the same output power. For example, the unit prices for 25 W 
transistors from Cree, Nitronex and Freescale are £90.73, £128.55 and £27.65 
respectively.  
The large output capacitance of the silicon LDMOS reduces the output impedance, 
and consequently, designing an output matching circuit to standard 50 Ω load becomes 
challenging. High power silicon LDMOS devices operating at higher frequencies (3-
4 GHz) are commonly internally matched for a range of frequencies to elevate the low 
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impedance of the die to a higher value at the package leads. Even the unmatched 
silicon LDMOS with more than 200 Watts output power LDMOS in Figure 2.11 (a) 
are optimized for an operating frequency range of 100 MHz. Due to lower dielectric 
constant and smaller gate periphery than silicon LDMOS, GaN devices have lower 
output capacitance. As a result, designing the matching networks for GaN GEMTs is 
more convenient. This also makes GaN HEMT an excellent choice for broadband 
amplifiers. 
Therefore, a designer often faces the challenging task of choosing the most suitable 
RF transistor considering performance, design challenges and cost. As mentioned in 
Chapter 1, making a decision based on the information in datasheet is not always 
possible because in most cases, the RF performance provided in the datasheets by the 
manufacturers is very limited to particular conditions, which might not be compatible 
with the intended application. Therefore, an accurate method to predict the device 
performance is not only essential to reduce the time and cost involved in an RF PA 
design, but also helpful to a designer for selecting the best transistor for an application 
within the constraints. 
2.4 Power Amplifier  
A simplified RF power amplifier circuitry can be seen in Figure 2.12.  
 
Figure 2.12: Simplified block diagram of a RFPA.  
The active device, in this case a FET, is biased at a quiescent drain voltage (VDSq) and 
quiescent current drain current (IDSq) through RF choke and DC block. A RF choke 
prevents the RF signals from interfering in the DC biasing network and a DC block 
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removes the DC components of the RF signal. The input and output matching 
networks are designed to present the optimum source and load impedances to the 
transistor to optimize power transfer from the source to the input of the transistor and 
from the output of the transistor to the load. 
The DC bias condition and the design of matching networks depend on the desired 
performance of the intended application of the amplifier.  
2.4.1 Load-line Match and Conjugate Match  
In the configuration of a power amplifier shown in Figure 2.12, the relationship 
between voltages at the output of the transistor is as following: 
loadDSqDS VVV     (2.1) 
Here, VDS and Vload are the total voltages across the active device and the load, and 
VDSq is the supply voltage. The total voltages in (2.1) include the DC and AC 
components. If only the AC or incremental quantities are considered, then it can be 
observed that vload = vds. This means that by maximizing the RF voltage swing across 
the device, the voltage swing across the load can also be maximized. However, the 
output matching network modifies the voltage across the load (Vload); therefore, 
depending on the matching network, the AC voltage vload would be different for the 
same RF voltage swing vds across the device. Similarly, the relationship between the 
currents can be presented as: 
loadDSqDS III     (2.2) 
Again, the relationship between the incremental quantities iload = -ids shows that by 
maximizing the RF drain current, the current in the load can also be maximized. By 
maximizing both voltage and current swings across the load, the maximum output 
power from the transistor in an amplifier can be obtained. Since the load impedance 
is:   
load
load
load I
VZ     (2.3) 
Equation (2.2) can be re-written as:  
 
load
DSqDS
DSqDS Z
VV
II

   (2.4) 
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Equation 2.4 is the fundamental equation which describes the relationship between the 
drain current (IDS) and drain voltage (VDS) of the transistor.  
Now the point where VDS = VDSq and IDS = IDSq is called the bias point of the amplifier. 
The current and voltage of the transistor follows a trajectory which is centred at this 
point. This trajectory is called the “load line”. When the load impedance Zload is equal 
to a pure resistance (Rload), then the slope of the load line is equal to -1/Rload.  
It is common practice to superimpose the load line on the IDS-VDS curves of the 
transistor. The ultimate limits on the load line are imposed by the device constraints 
since exceeding them is detrimental for the device. For instance, the maximum value 
of the voltage (VMAX) is limited by the breakdown voltage of the device and the 
maximum drain current (IMAX) is limited by carrier density and saturation velocity of 
electrons in the material. On the other hand, the minimum value of drain current is 
zero as it cannot go negative and the minimum voltage defining load line is the knee 
voltage (Vknee) which is the drain voltage where IDS = IMAX.  
 
 
Figure 2.13: Load line superimposed on the IDS-VDS characteristics.  
In Figure 2.13, the gate quiescent voltage VGSq is in the middle of minimum (VGS,min) 
and maximum (VGS,max) gate voltages which corresponds to the threshold or pinch-off 
voltage and saturation voltage respectively. Therefore, the quiescent current here is 
IMAX/2. If a sinusoidal input signal is applied at the gate, then as its amplitude swing 
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from VGS,q to VGS,min and VGS,q to VGS,max, the corresponding sinusoidal output drain 
current swings from IMAX/2 to zero and IMAX/2 to IMAX respectively. Similarly, the 
output voltage has a peak-to-peak amplitude of (VDSq - Vknee) to 2(VDSq - Vknee). In a 
load line match, the value of the optimum load resistance presented to the transistor 
current generator is determined to ensure these maximum voltage and current swings 
to obtain maximum power. In this example, it is given by: 
MAXMAXload IVR /    (2.5) 
On the other hand, in a conjugate match, the maximum power is delivered into an 
external load by a generator when the load resistance value is equal to the real part of 
the current generator impedance (Rgen) and the reactive part is resonated out. In an 
amplifier design, the source and load impedances, Zsource and Zload, can be conjugate 
matched to the input and output impedances, Zin and Zout, of the generator, as in  


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Here Г are the reflection coefficients and can be obtained from measured S-parameters 
[2.27]. A device gives higher output power for small input signal than when it is 
conjugate matched since Rgen > Rload. The conjugate match however does not take the 
physical constraints of the device due to material properties such as maximum current 
and breakdown voltage into account.  
 
Figure 2.14: Conjugate match and load line match [2.28]. 
Therefore, when an amplifier is optimised for power gain, conjugate match, which is 
also called small-signal gain match, is applied. On the other hand, when maximum 
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output power is the design requirement, load-line match, which is also called power 
match, is the ideal choice.  
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Figure 2.15: Input power versus output power and gain compression characteristics for conjugate 
match and load line match impedance matching. 
Figure 2.15 shows the output power and gain compression characteristics of an RFPA 
for conjugate and load-line impedance matching. The load-line match leads to higher 
maximum linear output power as the gain compressions starts at higher output power. 
2.5 Figure of Merits 
2.5.1 Power Gain 
The power gain (PG) of an amplifier is the ratio of the power delivered at the load 
(Pload) to the input power (Pin) delivered by the generator and given by the following 
expression: 
 
in
load
P
P
PGGainPower      (2.8) 
Commonly the power gain is expressed in dB: 
  )()( dBmPdBmPdBPG inload     (2.9) 
2.5.2 Gain Compression  
Ideally, as the input power is increased, the output power of the device should also 
increase given by the relationship in (2.8). However, in a real amplifier this is not the 
case. At one point, the output power does not increase proportionally with input signal. 
The point, as shown in Figure 2.16, where the amplifier displays a reduction of 1dB 
Chapter 2 
31 
 
in the power gain is called the 1dB compression point, and the corresponding output 
power is the P1dB output power.   
 
Figure 2.16: Compression characteristic for an RF power amplifier.  
The P1dB is widely used as an indication of the linearity of an RF PA as it represents 
the maximum linear output power.  
2.5.3 Efficiency 
The drain efficiency (η) or simply called efficiency is defined as the ratio of RF output 
power to DC input power from the supply and given by the following equation: 
DC
out
P
P      (2.10) 
It describes the efficiency of an amplifier to convert DC supply power into output 
power. Therefore, it is also called DC-to-RF efficiency. The output power is the RF 
power at the load at the fundamental frequency and it given by: 
22
2
loadloadloadload
loadout
RIVIPP    (2.11) 
Where Iload and Vload are respectively the values of output current and voltage at the 
fundamental frequency, and Rload is the load resistance. The DC power is expressed 
as: 
DCDSqDC IVP      (2.12) 
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Where VDSq is drain quiescent voltage and IDC is the mean or DC component of the 
output current.  
The measure of the efficiency of the device with more importance is the power added 
efficiency (PAE) which describes the incremental RF power added by the amplifier. 
It takes into account the input power required to achieve an output power. As a result, 
PAE depends on the power gain of the device since Pout = PG*Pin. Power added 
efficiency (PAE) is defined as: 
 




 
PGP
PGP
P
PP
PAE
DC
in
DC
inout 11
1   (2.13)  
2.5.4 Linearity  
Gain compression, as explained earlier, represents nonlinearity in an amplifier. In fact, 
1-dB gain compression point is the first indication of nonlinearity before the device 
goes into hard-saturation. Figure 2.17 shows the transfer characteristic curve of an 
ideal FET in comparison to that of a real device. Below the pinch-off voltage and from 
the saturation point, a device is said to be strongly nonlinear. In other words, these two 
voltage points set the boundary for the range of linear operation. In practice, even the 
linear region has some nonlinear characteristics which are termed as weakly nonlinear 
effects. Therefore, in a real-life situation, a transistor would have a transfer curve 
displayed in Figure 2.17 by the solid black curve, which combines both weak and 
strong nonlinear effects and gradually changes from cut-off to linear and from linear 
to saturation.  
 
Figure 2.17: Transfer characteristic curve of FET in ideal case (red) and in real device combining 
weak and strong non-linearity (black).  
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When presented mathematically, the output current waveform can be expressed by the 
following equation [2.27]: 
.......33
2
2  inminminmDSqout VgVgVgII    (2.14) 
Where 
 tVVV sGSqin 0cos        (2.15) 
Where VGSq is the gate quiescent current and Vs is the amplitude of the signal at the 
gate.  
For simplicity, it can be assumed that Vin = A cos(ω0t). Therefore, equation (2.14) can 
be written as: 
      .....coscoscos 033302220  tAgtAgtAgII mmmDSqout   (2.16) 
The first term on the right-hand side of (2.16) is the quiescent bias current. The second 
term is the linear output term at the fundamental frequency. The third term is the output 
term for second harmonic and so on.  
By using the following relationship: 
    12cos
2
1cos 00
2  tt       (2.17) 
Equation (2.16) can be written as: 
    ......2cos
2
cos
2 0
2
2
0
2
2 



 tAgtAgAgII mmmDSqout   (2.18) 
For low levels of input power, the harmonic components are negligible and a good 
approximation can be achieved even after ignoring the terms where the powers of A 
are greater than 2.  As the input power increases beyond a certain value, the harmonic 
components also start to increase, first the second harmonic, followed by the third- 
and fourth- harmonic components. As the gain of the amplifier begins to compress, 
these harmonics increase more rapidly with input power. Ultimately, the amplifier is 
in its strongly nonlinear region, and the output power saturates when any further 
increase in input power results in no further increase in the output power at the 
fundamental frequency. 
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For a two-tone signal, the linearity of RF PA is commonly described in terms of 
intermodulation distortion. The two-tone signal as in (2.19) have same amplitude (A), 
but different frequencies ω1 and ω2. 
    ttAVin 21 coscos        (2.19) 
If the Vin from (2.19) is put into (2.14), then along with DC and harmonic terms, other 
terms are produced at frequencies at the sum and difference of ω1 and ω2. In particular, 
there are two terms at frequencies (2ω2 – ω1) and at (2ω1 – ω2) which are very close to 
the outputs of two fundamental tones and have the following form:  
    ttAgi mIMD 1221333 2cos2cos4
3     (2.20) 
As indicated from the presence of the cubic term in equation (2.20), these tones are 
known as “third-order intermodulation” and of great importance in the assessment of 
RF PA linearity as the frequency of this component is close to the frequencies of the 
input signal.  A two-tone input signal with different amplitude shows non-linear 
behaviour as small-signal gain suppression and cross-modulation. 
It is desired that this non-linear product is as small as possible. It has been observed 
that at a certain gate voltage and a particular input power, the IMD3 has a very low 
value. These points are called IMD3-null or sweet spots. Biasing the amplifier at these 
points leads to higher signal to IMD ratio and as a result, the amplifier shows better 
linearity.  
2.5.4.1 AM/AM and AM/PM distortion 
The amplitude-to-amplitude or AM/AM distortion in nonlinear system such as an RF 
PA shows the change in output signal amplitude with respect to the input signal 
amplitude. The AM/AM distortion is dominated by the nonlinear transconductance 
(gm) of the device and therefore shows similar characteristic as the gain compression. 
The amplitude-to-phase or AM/PM distortion is the unwanted change in the phase of 
the output signal with respect to the change in the amplitude of the input signal. The 
AM/PM distortion has been attributed to nonlinear capacitances in the device [2.29].   
2.6 Classification of Power Amplifiers 
An RF PA designer always has to negotiate a trade-off between power gain, linearity 
and efficiency. However, the importance of each criterion is different for various 
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applications. For example: linearity is important for a base station, whereas efficiency 
is vital for handsets on battery operated amplifiers used in broadcasting. These specific 
performances can be achieved by choosing appropriate class of operation and 
architecture of RF PA. There are primarily two groups of PAs: linear PAs and switch-
mode PAs.  
In the typical linear PA, the transistor works as a current source controlled by the input 
RF signal at the gate. Linear PAs are usually suitable in applications where linearity 
or bandwidth is important; however, these PAs have low efficiency. In switch-mode 
PAs, the transistor operates as a switch. In an ideal switch-mode amplifier, the 
transistor is either open to allow current flowing through the device but with no voltage 
across it, or closed, with voltage across the device but allowing no current flowing 
through it. This allows the PAs to achieve 100% efficiency. However, this high 
efficiency is achieved at the expense of decreased linearity and bandwidth. 
2.6.1 Linear Power Amplifiers 
2.6.1.1 Class-A Amplifier 
It can be observed in Figure 2.18 that the device is biased in the exact middle of its 
active region where IDSq = IMAX/2 and VGSq = (VGS,MAX - Vth)/2; and at all times of the 
input cycle, it operates in the active region. This biasing condition creates a Class-A 
amplifier.  
 
Figure 2.18: Input and output waveforms of class-A amplifier.  
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In [2.30], the conduction angle is defined as “the angle measured in degrees or radians 
over one period for which the device remains conducting”. For a class-A amplifier it 
is equal to 360 degree or 2π radians. The RF voltage waveform or the maximum value 
of the voltage swing across Rload is (VDS,q – Vknee) and the current waveform has a 
maximum amplitude of IMAX/2. For a class-A amplifier, IDS,total can reach to a maximum 
value of IMAX. 
The DC power consumption is given by equation 2.22: 
DSqDSqDC VIP        (2.22)  
And the RF power can be calculated using: 
  2/loadloadRF VIP        (2.23)  
Therefore, the maximum RF output power, where the current and voltage swings have 
the maximum values, is: 
     
22
2/
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kneeDSqDSqkneeDSqMAX
MAXRF
VVIVVI
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

  (2.24)  
The maximum drain efficiency of a Class-A amplifier is given by: 
DSq
kneeDSq
DC
MAXRF
MAX V
VV
P
P
2
,    (2.25) 
The maximum efficiency of a Class-A amplifier can be 50%, if only given that Vknee 
= 0 V. The calculated Vknee for the GaN HEMT devices studied in this thesis is the 
range of 3 V to 4.7 V. As the Vknee is more than 0 V, the efficiency is reduced even 
further in practice. Since the device is on for the whole time, the output of Class-A 
amplifier can totally resemble the input signal, only amplified and thus this amplifier 
shows very good linearity. However, even the Class-A amplifiers display some weak 
nonlinearity such as intermodulation distortion even at lower levels [2.28]. 
2.6.2 Class-B Amplifier 
In a Class-B amplifier, the transistor is biased at the threshold voltage. If a sinusoidal 
RF input signal with a peak value of Vs is applied to the transistor biased at Vth, then 
the input voltage can be written as:  
 tVVV sGSqin cos    (2.26) 
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The output current at the drain which is given by: 
 thinmDSqout VVgII     (2.27) 
Now when Vin < Vth, there is no current as the device does not conduct any longer. 
The Class-B amplifier has a conduction angle of 180 degrees or π radians. Since the 
device conducts for 180 degrees compared to 360 degrees in Class-A amplifiers, the 
DC power consumed is reduced and as a result, efficiency in a Class-B amplifier is 
higher than that of Class-A amplifier. As the device conducts for half cycle of the input 
signal, the output current resembles a half-wave rectified sinusoid signal. The drain 
voltage swings from VDS,q down to VKnee and up to 2(VDS,q-VKnee), so the zero-to-peak 
amplitude is (VDS,q - VKnee). The maximum value of current across the load (Iload) is 
IMAX. The DC component of the drain current in Class-B amplifier is given by IMAX/π. 
The maximum efficiency of a Class-B amplifier [2.30] is given by: 
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When Vknee = 0 V and Iload = IMAX, the maximum value of drain efficiency of a Class-
B amplifier is close to గ
ସ
 or 78%.  
 
Figure 2.19: Transfer characteristic and forward transconductance of an ideal amplifier. Bias 
conditions for class-A, B, AB and C amplifiers are also shown.  
Although Class-B amplifier is clearly more efficient then Class-A amplifier, it shows 
poor linearity. A Class-B amplifier could be linear if the transconductance (gm) was 
constant throughout the conduction angle as shown in Figure 2.19. However, unlike 
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the ideal case, in real devices the forward transconductance (gm) gradually starts to 
decrease and falls to zero around the threshold and saturation voltages and therefore if 
the transistor is biased at its threshold voltage, the output suffers from distortion. 
Therefore, in practice the device is biased slightly above the threshold voltage for a 
Class-B amplifier.  
2.6.3 Class-AB Amplifier 
A Class-A amplifier is used when linearity is the main priority. However, it suffers 
from very low efficiency of maximum of 25% to 30%. On the other hand, in 
applications where higher efficiency is important, Class-B amplifier is suitable, but it 
suffers from poor non-linearity due to its bias-point near threshold voltage. Therefore, 
in an application where both linearity and efficiency are crucial, a Class-AB amplifier 
can be employed. A Class-AB amplifier is biased somewhere in between the bias 
points of Class-A and B operations. When the input voltage swings below the 
threshold voltage, the device does not conduct for that portion of the cycle. It 
overcomes the gain loss at low gate voltages around threshold voltage in Class-B 
amplifier and at the same time, since the quiescent current is lower, it has better 
efficiency than a Class-A amplifier. Depending on the bias point, the conduction angle 
of a Class-AB amplifier has a value in between 180 and 360 degrees and it has 
efficiency between 50% and 78%.   
 
Figure 2.20: Output waveforms and conduction angles of Class-A, AB, B and C amplifiers.  
2.6.4 Class-C Amplifier 
The transistor is biased below its threshold voltage in a Class-C amplifier, and as a 
result, the device is active for less than half of the input RF signal and the conduction 
angle is between 180 and 0 degrees. The Class-C PA achieves high efficiency by 
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compromising linearity. As it can be seen in Figure 2.20, the efficiency can be 
increased further by reducing the conduction angle. However, this results in a decline 
of output power toward zero [2.28]. The common trade-off is an ideal efficiency of 
85% at a conduction angle of 150 degrees.   
2.7 Power Amplifier Architectures 
Modern modulation schemes use complex waveforms to high speed data transmission. 
In order to maintain both the amplitude and phase information of the modulated signal, 
it is crucial that the PA is highly linear.  On the other hand, the high peak-to-average 
power ratio (PAPR) in these complex modulation schemes requires the linear RF PAs 
to be operated in back-off condition where the efficiency is reduced. With the increase 
in usage of portable voice and data communication systems; it has become essential 
that the PA, which consumes most of the energy in communication system, should be 
highly efficient since it helps to reduce the power consumption, extend the battery 
lifetime, reduce the cost of heat management system, increase the overall reliability of 
the system and also reduce the environmental pollution. There are few PA architecture 
and techniques that can be implemented to improve the linearity or efficiency or both.   
2.7.1 Balanced Amplifier 
A single transistor amplifier sometimes does not have sufficient power capability to 
meet the required output power. In such case, a balanced amplifier configuration, 
shown in Figure 2.21, can be implemented, which comprises two identical amplifiers 
and two 3dB hybrid quadrature couplers. 
 
Figure 2.21: Simplified Balanced PA architecture.  
The 3dB hybrid coupler splits the input signal equally with 90° phase difference and 
feeds the signals to the individual amplifiers. At the output coupler, the output signals 
from the PAs get 90° and 0° phase shifts. Thus the signal from the amplifiers are in 
phase and as a result, this configuration can achieve twice the output power of a single-
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ended amplifier. The isolated ports of the couplers in the balanced PA are typically 
terminated by 50 Ω. The reflected signals at the input and output from the individual 
PAs are 180° out of phase and cancel each other out. As a result, a balanced amplifier 
has low return loss and better stability compared to a single-ended amplifier. However, 
the cost and size of the balanced amplifier will be more than double compared to a 
single-ended amplifier due to the hybrid coupler.  
2.7.2 Multiple Stage Amplifier  
In RF PA design, often a single transistor amplifier cannot meet the specified gain 
requirement of the system. A multiple stage amplifier, where two or more amplifiers 
are connected in cascade, can be the solution.  Figure 2.22 shows the basic architecture 
of a two-stage amplifier. The output from the first PA is the input to second amplifier.  
 
Figure 2.22: Simplified Multistage PA architecture.  
The total power gain of this two-stage amplifier can be calculated as following: 
intotalininout RFPGRFPGPGRFPGRF  1222   (2.30) 
)()()( 21 dBmPGdBmPGdBmPG total      (2.31)  
In a multiple stage amplifier, the amplifiers do not have to have the same power. 
Therefore, usually a low power amplifier is used in the first stage as the driver 
amplifier and the second amplifier is a high power amplifier, which acts as the main 
power amplifier.  A combination of balanced power amplifier with a driver amplifier 
in cascade can be implemented to achieve the required gain and output power. 
2.7.3 Doherty  
The Doherty amplifier, first proposed in 1936 by W.H. Doherty [2.31], offers a 
solution to the degradation of average efficiency for signals with amplitude 
modulation. A Doherty architecture is designed with a combination of two individual 
PAs called the main or carrier amplifier and the auxiliary or peaking amplifier which 
are typically biased at Class-AB/B and Class-C respectively. Up to a certain level of 
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the input power, the main amplifier alone produces the output power and the peaking 
amplifier is biased off. The peaking amplifier starts to produce output at a point when 
the main amplifier starts to show gain compression as shown in Figure 2.23. As a 
result, the combined output power is linear up the compression point of the peaking 
power amplifier.  
 
Figure 2.23: Simplified Doherty PA architecture and performance.  
Typically, the point where the peaking amplifier becomes active is 6dB power backed-
off from the peak combined output power. This allow to maintain the maximum 
efficiency of the main PA for a significant range of input power.    
2.7.4 Envelope Elimination and Restoration (EER) 
Kahn originally proposed the envelope elimination and restoration (EER) PA 
technique in 1952 [2.32]. The block diagram of the conventional EER can be seen in 
Figure 2.24.  
 
Figure 2.24: Block diagram of the EER transmitter.  
The limiter removes the envelope of the input signal to allow a constant-amplitude 
amplified signal at the switch-mode PA output that conserves the phase modulation of 
the original input signal. The envelope information of the amplified signal at the output 
can be reinstated by modulating the DC supply voltage by the output signal from the 
coupled envelop detector after amplifying it up to a suitable condition. The efficiency 
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of EER architecture is higher compared to the constant supply voltage where the power 
consumption is higher. 
2.7.5 Envelope Tracking (ET) 
This technique is based on the principle of operating the amplifier in compression as 
much as possible to obtain higher efficiency. Since both the maximum power added 
efficiency and output power are functions of supply voltage, the basic idea is to map 
the instantaneous output power to an optimal supply voltage. The Envelope tracking 
(ET) system almost similar to EER except few major differences described as follows:  
 
Figure 2.25: Block diagram of the ET transmitter.  
From the ET architecture shown in Figure 2.25, the absence of a limiter can be noticed 
compared to that of EER in Figure 2.24. The second difference is that the modulating 
signal of the DC supply voltage does not fully replicate the envelope of the input 
signal. Based on the level of the input signal, the power supply, which is usually a DC-
DC converter, acts like a switch with two or more discrete output voltage levels to 
optimize the efficiency. Finally, the RF PA operates in a linear mode.  
2.7.6 Predistortion 
In predistortion linearization technique a nonlinear element, which has a transfer 
characteristic complementary to the distortion from the amplifier, is placed in the path 
of input signal before amplification so that the resulting output is linear (Figure 2.26).  
 
Figure 2.26: Block diagram of a transmitter implementing predistortion technique. 
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This allows the power amplifier to operate closer to its saturation output. As a result, 
both linearity and efficiency of the system are improved.  
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Chapter 3 
Device Modelling 
Abstract 
In this chapter, the primary types of device modelling suitable for RF PA design are briefly 
described first. The equivalent circuit large-signal model is the most popular choice for circuit 
simulation considering accuracy, complexity and computation time. Although various 
equivalent circuit models exist, the reported results show that no single model is capable of 
accurately representing the device characteristics across a range of frequencies, gate and 
drain voltages. Recent development in nonlinear device modelling is also explored
.
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3.1 Introduction 
An accurate large-signal device model can enable a “first-pass” success, thus save 
considerable cost and time in designing an RF PA. In 1952 [3.1], William Shockley 
presented the first FET model using partial differential equations to describe the time-
dependent characteristics of the device. Since then, in the last 60 years, lots of 
advances have been made in the area of device modelling. As in [3.1], most of the 
earlier models reported in the literature are physics based [3.2], [3.3] with the aim to 
explain device behaviour and improve performance and fabrication process. 
Simulation programs to analyse nonlinear circuits started being developed in the late 
1960s and early 1970s to evaluate contemporary circuits offered by the growing field 
of Integrated Circuits. One of the most distinguishable outcome of this developments 
was SPICE (Simulation Program with Integrated Circuit Emphasis), released in 1972, 
by University of California, Berkeley.  The model proposed by Shichman and Hodges 
[3.4] is considered as the first MOSFET model for the SPICE circuit simulator. In 
1974, Van Tuyl and Liechti proposed the first nonlinear computer model for gallium 
arsenide (GaAs) MESFET [3.5], [3.6] which was later simplified and applied by 
Curtice in his model [3.7] presented in 1980. A few more models for MESFET were 
developed over the next 10 years. The development of HEMT technology also 
influenced the nonlinear modelling research in the 1990s. The Angelov-Chalmers 
model [3.8], proposed in 1992, is the most popular empirical model for HEMT 
devices. Existing or improved MESFET models were also applied to model HEMT 
devices. The EEHEMT model, initially designed for GaAs HEMT by Keysight 
Technologies (formerly Agilent Technologies) for Advanced Design System (ADS) 
software, is an extension of Curtice model [3.9].  
As presented in [3.10], Figure 3.1 shows a simple survey of published articles in IEEE 
transaction on microwave theory and technique (MTT) including the term “nonlinear 
model” or “large-signal model”.  
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Figure 3.1: Average number of published articles in IEEE transaction on microwave theory and 
technique (MTT) including the term “nonlinear model” or “large-signal model” [3.10]. 
It can be noticed that activities in nonlinear modelling of RF transistors really started 
in 1980s and sped up in the 1990s, peaked in the 2000s and started to saturate in recent 
years.  
In addition to the extensive research, the device characterization and modelling have 
also become more sophisticated and accurate with the technological advancement of 
measurement equipment and availability of powerful simulation tools. Modern vector 
network analysers combined with the pulsed testing equipment allows pulsed S-
parameter and pulsed I-V measurements which significantly improved the accuracy of 
device characterization which is fundamental for modelling. The large-signal models 
have made their way from research lab to engineering and the manufacturing industry. 
The organization of the chapter is as follows: the primary types of device models are 
briefly described first. Then a comparison of various compact models, which are the 
most popular choices for circuit simulation, are presented. In the end, the recent 
development in nonlinear device modelling is explored.          
3.2 Types of Large-Signal Device Models: 
Large-signal models for transistors can be generally categorized into two groups 
[3.11]: physics-based models and measurement-based or empirical models. The 
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empirical models can be further divided into behavioural models and equivalent circuit 
models as follows: 
1. Physics-based Models 
2. Measurement-Based or Empirical Models 
I. Behavioural Models or “Black-box” models 
A. Table-based Models 
B. Artificial Neural Network Models 
C. Harmonic Distortion Models (using X-parameters) 
II. Equivalent circuit Models 
3.2.1 Physics-based Models 
Physic-based models usually describe the behaviour of the device by solving complex 
equations; it requires considerable amounts of simulation time and computer memory. 
Therefore, the analysis could be very lengthy and thus majority of those physics-based 
models would not be suitable for circuit design.  
In last decade, physics-based models [3.12] – [3.19] which can be used in computer 
aided design (CAD) tools have been reported. These are constructed upon fundamental 
equations as well as derived equations to calculate the electric field, carrier density 
and transport properties based up on the material properties and device structural 
geometry. Some of these quasi-two-dimensional physics-based models [3.12], [3.13] 
assume that the electric field in the undepleted active channel is essentially one-
dimensional, while still considering the conducting channel to be two-dimensional. In 
some physics-based models, a device is divided into regions and then by applying 
simplified linearized approximations with the right boundary conditions, a 
comprehensive device model can be derived. A physics-based model can be very 
accurate since the parameters have physical significance or origin. The models can be 
simply adjusted to take account of a wide range of phenomena that influence device 
performance. As a result, this model can accurately describe the device for any 
operating range.  
However, materials and physical properties of the device must be known which can 
be difficult to obtain by the end user and sometimes requires sophisticated 
measurement systems. Since at the fabrication stage of the device all the information 
is available, implementation of this model is easier and more useful for device 
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engineers. A device with new materials or a new structure can be thoroughly 
characterised before fabrication using a physics-based model.  
3.2.2 Measurement-based or Empirical Models 
3.2.2.1 Behavioural Models or Black-Box Models 
In behavioural or the “black-box” modelling technique, the internal operation or 
details of the device under test (DUT) is not required to be known. All the information 
required to construct such models is acquired by applying voltages or signals to the 
DUT and measuring its responses. As a result, these models are totally technology 
independent. However, one major drawback of this approach is the reduction in 
accuracy if the model is not simulated close to the measured data points. Therefore, in 
order to make these models highly accurate for a wide range of input signals and bias 
points, the responses from the DUT also have to be measured under a wide range of 
conditions. This can be very time-consuming and can increase the complexity of the 
model. Some of the commonly used black-box models such as table-based models, 
artificial neural network models and harmonic distortion models are briefly described 
in the following section.  
3.2.2.1.1 Table-based Models 
The table-based model can reproduce a device behaviour from measured data saved 
in a look-up table. Table 3.1 can be considered as a simplified data sample for a table-
based model to describe the I-V characteristics of a device.  
Table 3.1 A simplified data sample for a table-based model to describe the device I-V 
characteristics Cree CGH40025, a 25W GaN-on-SiC HEMT 
         VDS 
   VGS 
0 1 2 3 4 5 
   -4.0 0 1x10-6 2x10-6 3x10-6 4x10-6 5x10-6 
   -3.75 0 1x10-6 2x10-6 3x10-6 4x10-6 5x10-6 
   -3.50 0 1x10-6 2x10-6 3x10-6 4x10-6 5x10-6 
   -3.25 0 0.8x10-3 1.6x10-3 2.2x10-3 2.6x10-3 3.0x10-3 
   -3.0 0 31.57x10-3 56.44x10-3 72.49x10-3 81.90x10-3 87.49x10-3 
   -2.75 0 116.8x10-3 207.9x10-3 265.7x10-3 298.1x10-3 315.7x10-3 
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The measured values of dependent variables such as drain and gate currents are 
tabulated for each corresponding point of independent variables like VGS and VDS 
which are measured as well.    
The value of the drain current at any voltage between the measured points can be 
interpolated from these measured data.  
  DSGSdDS,MeasureDSGSDS,Model ,VVIterpolatein),V(VI    (3.1) 
Table-based large-signal models [3.20] – [3.27] have been developed for microwave 
transistors to reproduce the nonlinear behaviour in circuit design simulation tools. 
Multidimensional spline functions are implemented for fitting, interpolation and 
extrapolation of the measured data. The Root model [3.20], which can be considered 
as the first widely-used table-based model, uses eight state functions to describe 
intrinsic device characteristics. In [3.20], one of the state functions to describe the 
drain current in the frequency domain in the large-signal model, is expressed as: 
          DSGShighDSGSDDSGSDCD VVIHVVQjVVIHI ,1,,    (3.2) 
In (3.2), IDC is the directly tabulated values of measured DC I-V characteristics, while 
QD and Ihigh are computed from the measured s-parameters. During simulation, two-
dimensional spline functions are used to interpolate the tabulated state functions. In 
some table-based models, only the fitting coefficients are stored.  
Using small-signal data to generate nonlinear functions to describe the large-signal 
behaviour of the device is an indirect extraction method. With the progress of 
nonlinear vector network analyser systems, nonlinear characteristics of the FET can 
be obtained directly from time-domain large-signal measurements [3.28] – [3.30]. 
With the integration of active harmonic load-pull, advanced measurement systems 
allow to create look-up tables [3.31], [3.32] for a range of independent variables such 
as bias conditions, input power and load impedances. Compared to the indirect method 
like the Root model [3.20] which uses DC and S-parameters over 1000 bias points, the 
direct extraction in [3.31] requires only 121 data points. This reduces computation 
time and memory size of the model.  
The selection of appropriate interpolation and extrapolation techniques in terms of 
accuracy, speed and memory requirements is essential for the model implementation 
in the simulator. This is also important to avoid convergence problems. A poor 
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interpolation technique may result in oscillation data; therefore, a good technique is 
required to ensure smooth data fitting to retain the continuity and monotonicity of the 
data and thus able to produce higher order derivatives of the data for better harmonics 
and intermodulation distortion simulation. Poor extrapolation techniques may lead to 
inaccuracy in data that are out of the measured data range.  
3.2.2.1.2 Artificial Neural Network Models 
Motivated by the capability of the human brain to gain an understanding from 
observation and derive a conclusion from presumption, the artificial neural networks 
(ANNs) are systems designed to process information in a similar way [3.33]. The 
building blocks of an ANN are neurons and links or synapses. A neutron receives data, 
processes them and yields an output. The neurons that receive external data are the 
input neurons and the neurons whose outputs are the system or model outputs are the 
output neurons. All the neurons in between these two stages, which are not connected 
externally, are called hidden neurons.  
 
Figure 3.2: Architecture of an artificial neural network.  
Assuming an ANN with two inputs and one output neurons as seen in Figure 3.2, the 
input-output relationship can be expressed as: 
 wVVfI GSDSANNDS ,,    (3.3) 
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In (3.3). “w” is the weight parameter of an interconnection link between two neurons. 
The values of these weight parameters are optimized in the training phase in order to 
model the device characteristics. 
The training of the ANN is the most important stage of the model development where 
it learns the input-output relationship of the transistor from data generated from 
physics-based model or measurement.  
The initial values of the weight parameters depend on the ANN model used. The most 
popular neural network structure, which is multilayer perception (MLP) neural 
network [3.33], commonly uses initialization by random-weights. Choosing a suitable 
neural network structure and training algorithm is important while training a neural 
network. The selection of an ANN structure for a specific application depends on the 
relationship between the inputs and outputs. Radial basis function (RBF) networks, 
wavelet networks, recurrent networks and knowledge-based neural network (KBNN) 
are some of the other neural network structures, beside MLP, used for microwave 
modelling [3.34]. Different optimization-based training algorithms such as 
backpropagation (BP), conjugate-gradient, quasi-Newton, Levenberg-Marquardt, 
Huber quasi-Newton are commonly used for ANN training [3.34]. 
Once trained, ANN models can be very fast and accurate behavioural models that can 
be used in advanced simulation software such as ADS or Microwave Office. Nonlinear 
device modelling and RF power amplifier design have been demonstrated using neural 
network approach [3.35] - [3.45]. For a new technology where the device theory or 
equations are unavailable or very complex, the ANN models can be a great solution.  
3.2.2.1.3 Polyharmonic Distortion Modelling Using X-parameters  
Polyharmonic distortion (PHD) modelling [3.46] - [3.48] by Dr. Jan Verspecht and 
Dr. David Root is a frequency-domain black-box modelling approach. The 
fundamental idea of the PHD modelling is extending S-parameter measurements from 
small-signal to large-signal conditions. In this method, the DUT is simulated by a set 
of discrete tones which are harmonically related and the responses are measured using 
a large-signal network analyser (LSNA). The measured data contain all the nonlinear 
characteristics of the device such as compression characteristics, AM-PM distortion, 
amplitude dependency of the input and output match, amplitude and phase of the 
fundamental and harmonics, spectral regrowth. As a result, the extracted PHD model 
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from these data can be very accurate. The X-parameters [3.49], a trademark of 
Keysight Technologies, are based on the PHD modelling. These X-parameters are 
supersets of S-parameters measured with their nonlinear vector network analyser 
(NVNA) and are applicable to linear and nonlinear components under both small-
signal and large-signal conditions. The measured X-parameters can include bias 
points, power and frequency as the independent sweep variable and can be used for 
large-signal modelling [3.50], [3.51] in ADS. The NVNA can be used in combination 
with a load-pull tuner to measure impedance-dependent X-parameters [3.52] - [3.55] 
that can generate extremely accurate black-box models.  
3.2.2.2 Equivalent Circuit Models 
The equivalent circuit large-signal model is an empirical model based on a small-
signal equivalent circuit that describes the behaviour of the device over a range of 
frequencies at a specific bias point. The equivalent circuit is constructed with lumped 
elements that also have some physical aspects related to the device operation and 
technology. 
 
Figure 3.3: A large-signal equivalent circuit model of FET [3.56]. 
Figure 3.3 shows a simplified large-signal equivalent circuit model of a FET [3.56]. 
The topology of the network and number of elements in the equivalent circuit mainly 
depend on the requirement and frequency range of the target application. 
The drain-source current generator represents the conduction current, which is 
obtained from I-V measurements. The capacitances are attributed to the additional 
displacement currents in the device originated by charge variations due to the time-
varying voltage when an RF signal is applied. The nonlinear characteristics of these 
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capacitances are obtained from multi-bias S-parameter measurements. These 
behaviours of the device are then emulated mathematically with analytical functions 
that fit the sets of measured data over the range of voltage and frequency. When the 
model is simulated at a bias condition or frequency outside the range of measured data, 
it uses extrapolation to simulate the data. The primary advantage of the equivalent 
circuit model is the fast computational time which makes it very suitable for nonlinear 
circuit design in a simulator.  
One of the disadvantages of the large-signal equivalent circuit modelling is that often 
additional parameters and fitting coefficients are used in the equations for better fit to 
measured data which have no physical significance. This can make the model more 
empirical and less physical. According to [3.57], the Curtice [3.58], EEHEMT [3.9] 
and Angelov GaN HEMT [3.59] models have 59, 71 and 90 parameters in the 
analytical equations respectively. As the number of parameters increases, the 
extraction procedure can be more difficult and time-consuming. This also increases 
uncertainty in parameter values that can lead to poor convergence.  
Another major disadvantage of the large-signal equivalent circuit modelling is that the 
functions cannot fit the measured data for large range of bias points and frequency. 
Some of the most commonly used or at least the basis of the most proposed large-
signal equivalent circuit models for the MESFET and HEMT are: Curtice quadratic 
[3.7], Curtice cubic [3.60], Statz [3.61], Materka [3.62], Advanced Materka, 
Rodriguez [3.63] and Angelov [3.64] models. The Materka, Statz and Rodriguez 
models are essentially improved Curtice Model. In the studies presented in [3.65] - 
[3.69], these large-signals models have been compared in terms of their DC and RF 
performances and the results are briefly summarised here.  
For MESFET devices, the Curtice cubic model works best to predict the drain current 
(IDS) as a function of VGS, whereas the Rodriguez model is most accurate to predict 
IDS as a function of VDS. The Statz model shows good fitting at higher VGS, but suffers 
from inaccuracy at lower VGS. The Advanced Materka model shows good overall 
fitting for I-V characteristics. However, models proposed for MESFET do not work 
very well for HEMT because of the significant distinctions between their electrical 
behaviours [3.70]. Unlike MESFETs, HEMTs turn on more sharply after threshold 
voltage and show prominent peak transconductance well before the maximum gate 
voltage. In addition, the input capacitance in HEMT devices decreases very quickly at 
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lower gate voltages and shows a peak value, whereas in MESFETs it changes slowly. 
Some of the early models for the HEMT devices are basically the MESFET models or 
in some cases their modified or improved variations with additional parameters. For 
example, Miller et al. [3.65] used additional parameters to the Curtice and Materka 
models to improve the models for HEMT devices. This dependency and the 
relationships of some other parameters with VDS are correctly modelled by Chalmers. 
The Angelov model [3.64], which is an extension of the Chalmers model [3.8], 
provides the best fitting for the HEMT for functions of the VGS and VDS. It can be used 
for both MESFET and HEMT devices, although it fails to show good fitting near cut-
off for MESFET devices.  
The most important part of large-signal modelling is accurately predicting the RF 
performance of a device over a range of frequencies and bias points. The study in 
[3.69] shows that Advanced Materka model can achieve best overall prediction of 
output power across a range of frequencies and bias conditions; whereas according to 
[3.67], best fitting for output power is achieved by the Statz model. While the Curtice 
cubic model predicts the 1-dB and 3dB gain compression points more accurately, the 
Statz model more accurately predicts the third-order intermodulation distortion or 
IMD3. The Angelov model does not show any significant advantage over other models 
in terms of IMD3 prediction [3.67].  
The results in the above studies confirmed that no single model is capable of accurately 
representing the device characteristics across a range of frequencies, gate and drain 
voltages. In addition, the different conclusion in different studies also show that the 
overall accuracy of the models depends on the accuracy of parameters and coefficients 
extraction. There is also a trade-off between accuracy and complexity. Therefore, the 
selection of appropriate model always depends on the application.  
3.3 Developments in Large-Signal Device Modelling  
Self-heating and trapping induced dispersion influences the GaN HEMT performance, 
and therefore these effects have to be incorporated into a large-signal model in order 
to accurately represent a real GaN device in simulation.  
Self-heating arises from the power dissipation in GaN HEMT devices. The power 
dissipation (Pdiss) can be calculated from (3.4): 
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       WPWPWPWP outinDCdiss    (3.4) 
Here, Pin, Pout and PDC are the input, output and consumed DC power respectively.  
Typically, GaN HEMT based RF PAs are biased at high drain voltage and high 
current. The power dissipation in the GaN device at these bias conditions is high, and 
consequently the internal temperature of the device rises during operation. The DC 
power consumption increases even further as a function of RF input signal at the gate. 
Due to the power dissipation, the channel temperature can reach several hundred 
degrees above the ambient temperature. The phonon scattering in the crystal is 
increased because of this increased temperature and as a result, the electron mobility 
(µ) is decreased. Therefore, as displayed in Figure 3.4, the drain current decreases at 
high power level and results in a negative differential output conductance.  
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Figure 3.4: Measured I-V characteristic of Cree CGH40025, a 25 W GaN-on-SiC HEMT with self-
heating effect. The drain current (IDS) decreases at high power level and results in a negative differential 
output conductance 
It can be observed that this effect is not so strong at low drain voltages. Sometimes, 
this can also be represented with the nonlinear characteristics of source (Rs) and drain 
(Rd) resistances with increasing temperature. These effects are known as the self-
heating effects in GaN HEMTs and significantly influences the device IDS-VDS 
characteristic and performance.  Severe self-heating reduces device lifetime and can 
even cause device failures which greatly affect overall reliability.  
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The RF output power measured at microwave frequencies for GaN HEMTs has been 
reported to be lower than the expected value based on the DC I-V characteristics. This 
degradation of the device performance can be attributed to reduction in drain current 
and an increase in the knee voltage. This occurrence has been termed as the “knee 
walkout”, “current collapse”, “current slump” or “DC-to-RF” dispersion. This 
behaviour is related to the existence of two kinds of traps in device structure: surface 
traps and buffer or substrate traps.  
In surface trapping, electrons, as shown in Figure 3.5, are confined into the surface 
states in the AlGaN barrier layer of the AlGaN/GaN devices. These electrons act like 
a negatively biased metal gate that gives rise to the concept of ‘virtual gate’ [3.71] 
which depletes the 2DEG of electrons and thus increases the parasitic resistances of 
the devices.  
 
Figure 3.5: Locations of surface and buffer traps. 
The traps in the buffer or substrate are generally the result of impurities or defects in 
the crystalline. Electrons get trapped into these energy states due to hot-electron 
injection at high drain voltage. These trapped electrons cannot take part in the 
conduction and as a result, the drain current is reduced. When a RF input signal is 
applied to a device, it changes the gate and drain voltages. Since the capture time is 
very short compared to the relatively long emission time of the electrons from the 
traps, for a RF signal at microwave frequency, the drain current cannot keep up with 
the change in gate and drain voltages. Hence, these mechanisms are also called “gate-
lag” and “drain-lag”. The current collapse and gate-lag due to the surface states can be 
minimized by appropriate surface passivation such as silicon nitride, although the 
exact mechanism of this is not clearly know yet. It has been suggested that passivation 
Chapter 3 
60 
 
stabilizes the charge at the surface and the interface [3.72], increases the positive 
charge at the Si3N4/AlGaN interface [3.73], modifies donor states at the surface [3.71] 
or reduces the surface trap density [3.74]. Implementation of a field-plate in the device 
structure lessens the electric field at the drain edge of the gate which reduces the hot-
electron injection into the buffer layer [3.75] and this can reduce the drain-lag. Most 
of the recent large-signal models such as in [3.27], [3.76] - [3.86] use either analytical 
functions, temperature-dependent parameters or sub-circuits to include the trapping 
and self-heating effects. 
Using frequency and temperature dependent parameters in the expressions, Angelov 
et al. extended [3.64] the Chalmers model to include the temperature effects and 
frequency dispersion. The temperature dependency of main parameters is obtained by 
extracting the values in the temperature range of 17- 400 K and the frequency 
dispersion are taken into account by additional parameters whose values are obtained 
from DC and pulsed I-V and S-parameter measurements. Angelov et al. expressed the 
drain current as: 
                   tVtVItVtVItVtVItVtVI dsgsdsdsgsdsdsgsDCdsdsgsRFds ,,,, ,,    (3.5) 
The second and third terms on the right-hand side of (3.5) incorporates the dispersion 
effects into the drain current with frequency dependent parameters in the expressions 
for dsΔI and dsIΔ . 
The temperature effects are implemented to the model using linear function: 
  TARTR Rsss  0     (3.6) 
Here, the function Rs(T) represents the temperature dependency of the source 
resistance Rs, where Rs0 is the value at room temperature, ARs is the linear temperature 
coefficient and ΔT is the difference between temperatures.  
The second approach to incorporate self-heating and trapping induced dispersion in 
the equivalent circuit models is introducing sub-circuits. Curtice et al. extended [3.87] 
the Curtice model to include the gate-lag, drain-lag and self-heating effects by adding 
sub-circuits for each phenomenon as shown in Figure 3.6.  
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Figure 3.6: Curtice et al. [3.87] added sub-circuits in the FET model to incorporate the gate-lag, 
drain-lags and temperature effects. 
The gate-lag and drain-lag circuits in the model in Figure 3.6 sample the gate and drain 
voltages and feed fractions of these voltages back to the gate. These feedback factors 
and the time constant of the RC circuit are the lag parameters. The thermal sub-circuit 
consists the device thermal resistance (Rth) and thermal capacitance (Cth). The values 
of the parameters can be extracted from measurements [3.80] or physics-based 
simulation [3.86]. In [3.78], a transistor in series with the main transistor has been used 
as the virtual gate to account the DC-to-RF dispersion. In [3.79], the sub-circuits add 
transients to gate voltage based on the capture and emission time of the charges from 
the traps. In the other models, a four-terminal circuit topology is used to characterize 
the trapping dispersion. In this approach, the current is described as a function of DC 
and RF gate and drain voltages as in (3.7): 
 RFgsRFdsDCGSqDCDSqDS vvVVfI ,,,, ,,,    (3.7) 
The static and dynamic components are separated by RC filter networks at gate and 
drain terminals.  
Most of these models also include the nonlinear characteristics of other parameters 
such as Cgs and Cgd which are extracted from pulsed S-parameter measurement at 
multi-bias points. 
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3.4 Analytic Approach for Large-signal Modelling  
The analytic approach, which is described in detail in chapter 5, is an excellent 
alternative to conventional large-signal models. It is an equivalent circuit model using 
analytic method for mathematical computation. The basis of this method is a set of 
expressions derived from an equivalent circuit model whose parameter values are 
extracted from measured S-parameters. The measured IV characteristics are stored in 
table and used directly. In Angelov model [3.8], the equation for drain current is: 
      dsdspkds VVII   1tantanh1     (3.8) 
In (3.8), ψ is a power series function expressed as: 
      .........33221 pkgspkgspkgs VVPVVPVVP    (3.9) 
In (3.8) - (3.9), Ipk is the drain current and Vpk is the gate voltage where gm = gm,max, α 
is the saturation voltage parameter and λ is the channel length modulation parameter. 
The coefficients P1, P2 and P3 influence the maximum value and shape the modelled 
transconductance curve. Initial values of most parameters are extracted from measured 
I-V characteristics and then optimization techniques are applied.  
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Figure 3.7: Measured and modelled I-V characteristics of Cree CGH40025, a 25 W GaN-on-SiC 
HEMT. 
Figure 3.7 shows measured and modelled I-V characteristics of Cree CGH40025, a 25 
W GaN-on-SiC HEMT. The lack of agreement between modelled and measured I-V 
characteristics in the linear region can be observed, and this is quite challenging. 
Figure 3.7 also displays the simulated I-V characteristics using the vendor model, 
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which shows disagreement with measurement. By implementing the analytic 
approach, the difficulty and inaccuracy of reproducing the device characteristics can 
be avoided. Besides, the analytic approach has only 19 parameters in the expressions. 
Thus, extracting a large number of parameter values or optimizing a lot fitting 
coefficients can also be avoided. As a result, this method is a simple and fast way to 
obtain the optimum impedance values and predict the RF performance with 
considerable accuracy.   
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Chapter 4 
S-Parameter Measurements, Extraction 
and Small-Signal Modelling of Packaged 
Radio Frequency Power Transistors 
Abstract 
This chapter primarily focuses on the extraction of the small-signal equivalent circuit model 
parameters for GaN HEMT and Si LDMOS RF transistors rating from 2 W to 25 W over a 
range of frequencies from 200 MHz to 8 GHz. The methodology refers to several extraction 
processes reported in the literature and is found to be the best approach. It also describes the 
methods to measure radio frequency power transistors packaged in surface mount technology 
with coaxial measurement equipment, as well as approaches to remove the effects of 
measurement errors and test fixture from measured S-parameters. This chapter proposes new 
models for two GaN HEMT devices which otherwise lack accuracy or do not have any large-
signal model supplied by their vendors. The obtained parameter values are validated for the 
RF devices via a comparison of measured and simulated s-parameters of the small-signal 
model. The relationships between the device process technology and the extracted parameter 
values are examined with respect to output power.  
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4.1 Introduction 
Nowadays, many manufacturers offer nonlinear large-signal models for their RF 
power devices to aid PA designers to prototype amplifiers. These models are still 
under continuous development, and most of them may often fail to represent the DC 
and RF characteristics of the device with reasonable accuracy or worst still, wrongly 
predict the device impedances and their performance in simulation. Examples of such 
device models explored in the duration of this thesis work include the Mitsubishi 
MGF0843G, or Nitronex NPTB00025.  In the case of the RFHIC RT233, no nonlinear 
model is available. This thesis has been motivated at a time when GaN technology for 
RFPA applications is still in the process of making inroads into the market, and 
therefore requires a need for a sound characterisation and modelling capability. It is 
always an important and equally difficult task to decide on a part number for a given 
amplifier application, since the accuracy of the model is not easy to ascertain a priori.  
In this chapter the correlation between the device cross-section and the equivalent 
circuit model is highlighted. In order to characterize and extract the parameter values 
to construct an accurate model of a device, accurate measurement is imperative. 
However, the measurement can be affected by various errors. The sources of these 
errors and different correction procedures to remove them are discussed. Numerous 
parameter extraction procedures have been proposed in the literature. The method 
implemented in this thesis is a combination of several techniques and found to be the 
best approach. The obtained parameter values are then validated for commercial RF 
devices via a comparison of measured and simulated s-parameters of the small-signal 
model. 
4.2 Small-Signal Equivalent Circuit Model 
Figure 4.1 shows a lumped element small-signal equivalent circuit model [4.1], [4.2] 
used in this thesis for modelling RF power devices.  
 
Figure 4.1: A small-signal equivalent model [4.1], [4.2]. 
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The equivalent small-signal model can be divided into two parts: 
1. Intrinsic elements, which include forward transconductance (gm) of the 
nonlinear current generator, output conductance (gds), intrinsic capacitances 
Cgs, Cgd, Cds, access resistances Ri and Rgd, are bias-dependent and therefore 
their values are extracted from measurements at bias conditions of interest. The 
resistances Ri and Rgd are relevant only for a GaN HEMT, but not an LDMOS. 
2. Extrinsic elements are the series inductances (Ls, Ld, Lg) and resistances (Rs, 
Rd, Rg) and parasitic pad capacitances (Cpg, Cpd). These elements are 
independent of biasing condition.  
At higher frequency, the device displays more parasitic effects. The state of the art in 
small-signal modelling proposed by Jing et al. [4.2] and Anwar et al. [4.3] are 
considered additional lumped elements in their models to accurately describe the 
device behaviour up to 50 GHz. Since the improvement from these additional elements 
is observable way beyond the target frequency of this work, a simpler 15-element 
model [4.2] is considered in this thesis. 
4.3 Correlation between Device Structure and Small-Signal 
Model 
The lumped elements in the equivalent circuit model are superimposed on the cross-
section of a GaN HEMT device as shown in Figure 4.2.  
 
Figure 4.2: Basic device structure and physical correlation of the parameters in the small-signal 
equivalent circuit for a GaN HEMT. 
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Pad Capacitance: The capacitances Cpg and Cpd (not in Figure 4.2) are the capacitance 
between the contacting bond pads at the gate and drain terminals respectively. 
Extrinsic Resistances: The source-to-channel (Rs) and drain-to-channel (Rd) 
resistances are the accumulation of the resistance due to ohmic contacts, resistance 
between the metal electrodes and cap layer and also the bulk drift region resistance 
between the drain contact and the end of the channel. The gate resistance (Rg) is the 
gate-metal resistance due to the Schottky contact at the gate. 
Extrinsic Inductances: The metallization of the gate, drain and source contacts of the 
device surface respectively give rise to the gate (Lg), drain (Ld) and source (Ls) 
inductances. 
Intrinsic Capacitances: The gate-to-source capacitance (Cgs), also known as the input 
capacitance, depends on the gate-to-channel capacitance through the barrier layer at 
the gate side (Cgs1), the fringing capacitance between gate and source electrodes (Cgs2), 
and the parasitic capacitance between gate and source-terminated field plate (Cgsp). 
The total gate-to-source capacitance is as follows:  
gspgsgsgs CCCC  21    (4.1) 
The gate-to-drain capacitance (Cgd) depends on the gate-to-channel capacitance 
through the barrier layer at the drain side (Cgd1) and the fringing capacitance between 
gate and drain electrodes (Cgd2) and given by: 
21 gdgdgd CCC      (4.2) 
The capacitance Cgd provides a feedback path between the input and output of the 
device. Therefore, Cgd is also called the feedback capacitance. The drain-to-source 
capacitance (Cds1) is the geometric capacitance between the drain and source 
electrodes in the buffer layer as shown in Figure 4.2. The parasitic capacitance 
between drain and source-terminated field plate (Cdsp) also contributes to the total 
value of Cds which is given by: 
dspdsds CCC  1     (4.3) 
Intrinsic Resistances: The origin of resistances Ri and Rgd is related to the resistances 
from the gate to source and drain respectively, because in a GaN HEMT, the quantum 
well of charge carriers is separated from the gate by an AlGaN cap layer. The Ri and 
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Rgd are the intrinsic charging resistances associated with the finite time required by 
the capacitances Cgs and Cgd to setup and the time constants are expressed by RiCgs 
and RgdCgd respectively.  These resistances are also known as access resistance and 
feedback resistance respectively.  
Transconductance Delay: The transconductance delay (τ) is the time taken for gm to 
change in response to a change in gate voltage (VGS). In other words, it is the time 
taken by the channel charge to re-arrange itself when the gate voltage changes.  
Transconductance: When the FET is in the saturation region, the drain current IDS is 
primarily controlled by the gate voltage (VGS). The forward transconductance is 
determined by differentiating the saturated drain current with respect to the gate 
voltage for a constant drain voltage and given by. 
DS
GS
DS
m nt Vat constaδV
δI
g    (4.4) 
It is a measure of how well the FET can control its drain current by changing the gate 
voltage. From (4.4), it can be seen that the transconductance, gm is the slope of the 
transfer curve or output characteristic curve of a FET and is a measure of its dc gain. 
It is always desired to be constant over a wide range of VGS since this implies better 
linearity. 
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Figure 4.3: Transconductance (gm) of a 25 W GaN-on-SiC HEMT and a 25 W Si LDMOS as 
function of gate voltage (VGS). 
Figure 4.3 shows the values of gm from measurement for a 25 W silicon LDMOS 
(Freescale MRFE6VS25) and a 25 W GaN-on-SiC HEMT (Cree CGH40025). The 
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nearly constant and higher value of transconductance for the 25 W GaN HEMT over 
wider range of gate voltages than the 25 W Si LDMOS indicates higher linear output 
power and gain as would be expected from the material properties. 
Output Conductance: Drain or output conductance (gds) describes how the drain 
current changes with respect to the change in drain-to-source voltage and given by 
following equation: 
DS
DS
ds δV
δIg      (4.5) 
The drain to source resistance (Rds) is the reciprocal of output conductance (gds). It 
can be seen from Figure 4.4 that above a drain voltage of 5 V, the gds has fairly 
constant value of 0.015 S for the 25W GaN-on-SiC HEMT and 0.003 S for the 25 W 
Si LDMOS. This is the saturation region where the change in drain current in respect 
to drain voltage is insignificant.  
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Figure 4.4: Output conductance (gds) of a 25 W GaN-on-SiC HEMT and a 25 W Si LDMOS as 
function of drain voltage (VDS). 
The output conductance has a strong influence on the intrinsic voltage gain (Avi) of a 
transistor which is given by:  
dsm
ds
m
vi Rgg
g
A      (4.6) 
The corresponding lower value of Rds in a device with high gds value results in lower 
voltage swing at the output and reduces the intrinsic voltage gain. Therefore, the lower 
value of gds in 25 W Si LDMOS would allow it to achieve higher intrinsic voltage 
gain than the 25 W GaN HEMT. 
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In Figure 4.4, one can notice the ripple in the measured value of output conductance, 
which can be attributed to measurement errors. The primary sources of errors in I-V 
measurements are internal system noise, noise due to external electrostatic 
interference, insufficient settling time between test signal and measurement, resolution 
of the analog to digital converters, unwanted currents, poor connections and cables, 
and environmental conditions such as temperature, humidity and light. Although these 
errors cannot be eliminated completely, the measurement accuracy can be improved 
by using low noise connections and cables, allowing sufficient settling time, and 
implementing techniques such as shielding, guarding and proper grounding. The 
measurement accuracy can also be improved by taking the average of multiple 
measurements.  
In the design process, yield analysis allows to consider these random variations from 
the nominal value of any parameter and to measure the effects on the performance 
specifications. The design can be then modified to minimize these effects through 
yield optimization [4.4]. 
4.4 Measurement of a Packaged Device 
Measurement equipment like a vector network analyser (VNA) has coaxial 
connectors. However, the circuits used in today’s RF and wireless communication 
systems which are primarily realized via microstrip transmission lines require the 
devices to be packaged in smaller and integrated ways; this inevitably leads to non-
coaxial connectors. Practically all the RF power devices nowadays are packaged using 
the surface-mount technology (SMT).  As a result, a test fixture is required as an 
interface between the measurement equipment and the device under test (DUT) and 
also to provide good electrical and mechanical connections. Since the size of these 
packages varies greatly depending on the device technology and power-rating as well 
as heat-dissipation and environmental conditions, no single standard fixture is 
available. This makes designing high quality RF fixtures equally important to 
accurately measure the device characteristics.  
4.4.1 Designing a Test Fixture 
An ideal fixture should have a perfect match between the VNA and DUT so that there 
is no reflection. It should also have flat frequency response with no electrical length 
and loss in order to avoid distortion of the signal. For consistent data, it should also 
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have simple and quick connections that are repeatable. Therefore, the goal is to keep 
the effects of the fixture on measurement at minimum.  
4.4.2 Measurement Errors 
There are three types of measurement errors. 
Drift errors are mainly caused by a change in temperature and can be eliminated by 
recalibrating the VNA. However, by establishing a steady ambient temperature during 
calibration and measurement, the drift errors can be reduced or even avoided.  
Random errors are unpredictable and can be caused by anything from the quality of 
the connectors to noise in the equipment and cannot be removed by calibration. The 
impact of these errors can be minimized by taking average measurements over 
multiple sweeps, or by reducing the intermediate frequency (IF) bandwidth.    
Systematic errors are the primary source of measurement errors which are connected 
to signal leakage, reflection and frequency response of the system. The six types of 
system errors, as described in [4.5], are as follows: 
 Directivity (ED) and crosstalk (EX) errors related to signal leakage. 
 Source (ES) and load (EL) impedance mismatches relating to reflections. 
 Frequency response errors caused by reflection (ER) and transmission (ET) 
tracking with the test receivers. 
 
Figure 4.5: 12-term error model for a two-port system. 
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In two port systems, six errors in forward (F) direction and another six in reverse (R) 
direction, as shown in Figure 4.5, give rise to a total of 12 error terms.  
4.4.3 Calibration 
Calibration is a process to remove systematic errors from measurements. There are 
basically two types of error correction procedures: response calibration and vector 
error calibration [4.5]. In the response calibration, a reference trace of a calibration 
standard is stored in system memory and later measured data is divided by the trace 
for normalization. This is a simple method, but unfortunately it just corrects the 
frequency response errors out of all the 12 system errors. The vector error correction 
is a more in-depth method that requires more calibration standards with precisely 
known electrical characteristics. The VNA then compares the measured data with the 
standard stored in its memory and calculates the error model. This allows the removal 
of major systematic errors in measurements.  
This pre-measurement process eliminates the errors from the network analyser and 
any impact from the cables or adapters. Since it does not take the effects of the fixture 
into account, adding a fixture in the measurement set-up after the calibration 
introduces errors due to loss, phase shift, and mismatch [4.6] as shown in Figure 4.6. 
Moreover, the measured data now consists the responses of both DUT and fixture. 
Therefore, any effect of the fixture must be removed in order to obtain the response of 
the DUT only.   
 
Figure 4.6: Error introduced by the test fixture after calibration 
4.4.4 Removing Fixture Errors 
The three primary approaches to remove the errors and effects of the fixture are as 
follows:  
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4.4.4.1 Modelling  
This method requires very good knowledge of fixture characteristics. Usually the 
fixture is measured in order to obtain a precise model of it. The vector network 
analyser then applies a mathematical correction based on the model.  
 
Figure 4.7: Removing fixture errors by mathematically extending the reference plane via modelling. 
An example of this method is the port extension feature on the VNA. As depicted in 
Figure 4.7, at first a full 2-port calibration is performed at the end of the coaxial cables. 
After connecting the fixture, the reference plane is then shifted to the DUT 
mathematically. This method is based on the assumptions that the fixture has flat 
magnitude, linear phase, constant impedance and no loss. Therefore, if the quality of 
the fixture is significantly better than the requirements of the DUT, then this method 
might be adequate.  
4.4.4.2 De-embedding 
De-embedding is a process that requires the S-parameters of the fixture (Figure 4.8). 
Once the S-parameter matrix of the fixture is available, the performance of the DUT 
can be extracted mathematically from the combined measurement by de-embedding 
the fixture.  
 
Figure 4.8: Removing fixture errors by de-embedding the fixture. 
The two most common ways to acquire these data is from direct measurement or 
equivalent model of the fixture. The standard practice is to construct a faithful linear 
model of the fixture in a software like ADS and match it with measured s-parameter 
data. The de-embedding process involves these following steps [4.7]:   
1. First the combined S-parameters of the DUT and fixture are measured.  
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2. The test fixture and the DUT in Figure 4.9 (a) can be considered as a cascaded 
system of three separate two-port networks as shown in Figure 4.9 (b).  
 
(a) 
 
(b) 
Figure 4.9: Both sides of the test fixture and DUT can be imagined as a cascaded system of 
three separate two-port networks. 
Since each half of the fixture, represented as Fixture A and B, is identical in terms 
of electrical and mechanical characteristics, the measured data of only one half is 
sufficient to construct the model of the full fixture. Therefore, half the fixture, 
designed using a thru line of same length as Fixture A and B, is fabricated and 
measured as shown in Figure 4.10. A model is constructed in ADS with a coax 
component for the SMA connector, and a series inductor and a shunt capacitor are 
used to model the coaxial-to-microstrip transition. Based on the fixture, a 
microstrip or coplanar waveguide line is used to represent the thru line.  
 
Figure 4.10: Fabricated test fixture. 
It is important to include accurate values of thickness, dielectric constant and loss 
tangent of the substrate material in order to model the transmission line accurately. 
Table 4.1 shows the physical characteristics of the substrate and SMA connectors 
and dimension of the coplanar waveguide for the test fixture. 
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Table 4.1: Physical characteristics of the substrate and SMA connectors 
and dimension of the coplanar waveguide for the test fixture 
Substrate (Rogers 4350B)  
H (mm) εr T (mm) TanD  
0.508 3.66 0.035 0.0037  
Coplanar Waveguide 
W (mm) G (mm) L (mm)   
2.6 6.7 14   
SMA Connector 
Di (mm) Do (mm) L (mm) εr TanD 
1.275 4.15 7.6 2.1 0.001 
Figure 4.11 shows the schematic of the modelled test fixture in ADS. The values 
of inductance and capacitance are optimized until a match is obtained between the 
measured and simulated S-parameters of the fixture.  
 
Figure 4.11: Schematic diagram of the designed test fixture in ADS. 
Figure 4.12 shows the measured and modelled return and insertion losses of the 
test fixture from 200 MHz to 4 GHz. This agreement ensures the accuracy of the 
model for this range of frequency.      
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Figure 4.12: Comparison of measured (line) and modelled (symbol) return (S11) and insertion 
losses (S12) of the test fixture from 200 MHz to 4 GHz. 
3. For convenience, the S-parameters are converted into T-parameters.  
     FBDUTFAmeasured TTTT      (4.7) 
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Both sides of (4.7) are then multiplied by the inverse T-parameter matrix of half 
the fixture to obtain the T-parameter for the DUT only. 
        DUTFBFBDUTFAFA TTTTTT  11     (4.8)  
4. The de-embedded T-parameters of the DUT are now reconverted into S- 
parameters.  
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Figure 4.13: Measured S-parameters before (symbol) and after (line) de-embedding of the test fixture. 
Figure 4.13 shows measured S-parameters before and after de-embedding. The overall 
accuracy of the de-embedding process strongly depends on the accuracy of the fixture 
model. A simplified lumped element based model such as this does not take nonlinear 
effects into account, and is therefore effective for a limited frequency range, such as 
200 MHz to 4 GHz in this case, but not for broadband S-parameter measurements [4.8] 
over a frequency range of 200 MHz to 8 GHz. 
4.4.4.3 Direct Measurement Technique 
The direct measurement technique involves in-fixture calibration, which means 
calibration standards are measured in place of the DUT and errors terms are calculated. 
As a result, the measurement plane and the calibration plane are same as shown in 
Figure 4.14. This allows to directly measure the response of the DUT. The accuracy 
of this method relies on the quality of the calibration standards and precise knowledge 
of their characteristics.  
Chapter 4 
86 
 
 
Figure 4.14: In direct measurement approach the calibration plane is same as the measurement place. 
This allows to perform the calibration at the end of test fixture. 
The most commonly used in-fixture calibrations are full 2-port SOLT (short, open, 
load, thru) and TRL (thru, reflect, line) calibration techniques. A full 2-port calibration 
removes all the twelve error terms and allows maximum possible accuracy in 
measurements. The choice of calibration depends on both accuracy and ease-of-use. 
A comparison of measurement uncertainty for various calibration kits in [4.9] shows 
that TRL calibration technique provides better quality of calibration than SOLT 
calibration technique. In addition, realizing high-quality SOLT standards becomes 
challenging as the frequency increases [4.10]. In particular, it is difficult to fabricate a 
purely resistive load standard with excellent quality [4.11]. On the other hand, TRL 
calibration techniques has only three standards which have less stringent requirements 
and can be easily fabricated [4.11]. In this thesis, SOLT calibration and de-embedding 
method are used up to 4 GHz and direct measurement technique using TRL calibration 
are used above 4 GHz and up to 8 GHz to obtain the device S-parameters. 
4.4.4.3.1 Designing TRL Calibration Standards 
The design of TRL calibration standards should satisfy specific requirements as 
mentioned in Table 4.2 [4.10]. In addition, the usable bandwidth of this method for a 
thru/line pair is only 8:1 (frequency span: start frequency). Therefore, sometimes it is 
necessary to use multiple lines to extend the bandwidth. In addition, it is difficult to 
design the line standard for low frequency range since the physical length of the 
standard becomes very long. Therefore, in the low frequency range a match standard 
is used instead. So this particular calibration technique is basically a combination of 
“TRM (THRU, REFLECT, MATCH)” and “TRL (THRU, REFLECT, LINE)” 
calibration techniques for frequency range of 0 - 2 GHz and 2 GHz – 18 GHz 
respectively.  
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Table 4.2: Requirements for the thru-reflect-line (TRL) calibration standards 
Standard Requirements 
THRU  
(Zero Length) 
No loss and no characteristic impedance. S21=S12=1 at 0° and S11=S22=0. 
REFLECT 
Reflection coefficient (Γ) must be identical on both ports. Its magnitude is 
optimally 1, but does not need to be known. On the other hand, the phase of 
Γ must be known within ¼ wavelength or 90°.   
LINE 
Characteristic impedance (Z0) on the line establishes the reference impedance 
of the measurement, and ideally should be same as the Z0 (50Ω) of the system. 
The insertion phase of the line must not be the same as the thru and the 
difference between the line and the thru must be between 20° and 160° ± n × 
180° where n is an integer. 
MATCH: The MATCH standard is designed by adding two 100 Ω resistors in parallel 
at the end of a 50 Ω transmission line as shown in Figure 4.15. The transmission line 
has the same length as the REFLECT standard.    
 
Figure 4.15: Fabricated MATCH standard. 
THRU: Although the characteristic impedance of the thru is not needed to be known, 
in order to reduce any reflection during coaxial to transmission line transition, this 
standard is designed to have an impedance of 50 Ω. It is easily done using the 
“LineCalc” tool in Advanced Design System (ADS) [4.12]. The fabricated thru 
standard can be seen in Figure 4.16. Table 4.3 shows the physical characteristics of 
the substrate and dimension of the coplanar waveguide for thru standard.  
Table 4.3: THRU standard 
Substrate (Rogers 4350B)  
H (mm) εr T (mm) TanD  
0.508 3.66 0.035 0.0037  
Coplanar Waveguide 
W (mm) G (mm) L (mm)   
1.3 3.1 63.5   
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Figure 4.16: Fabricated thru standard. 
REFLECT: Since zero length thru is used to set the reference plane, the reflect 
standard has half the length of the thru standard. A reflection standard can be realized 
via an open or a short; and in this case, an “open” is used. The fabricated open standard 
can be seen in Figure 4.17. This standard should have high reflection coefficient. For 
TRL calibration, the reflection coefficient does not have to be known. Table 4.4 shows 
the physical characteristics of the substrate and dimension of the coplanar waveguide 
for reflect standard 
Table 4.4: REFLECT standard 
Substrate (Rogers 4350B)  
H (mm) εr T (mm) TanD  
0.508 3.66 0.035 0.0037  
Coplanar Waveguide 
W (mm) G (mm) L (mm)   
1.3 3.1 31.75   
  
Figure 4.17: Fabricated reflect standard. An open is used as reflect. 
LINE: The intended bandwidth for this TRL calibration standards is up to 18 GHz, 
which requires multiple line standards. The optimal break frequency is determined by 
 21 ff  , where f1 and f2 are the start and stop frequencies. For example: 
  MHzMHzfrequencybreakOptimal 6000180002000    (4.8) 
A thru and line standard have the same physical characteristics, but differ in electrical 
characteristic. The difference in electrical length (ΔL) between the thru and line 
standards can be calculated with (4.9): 
Chapter 4 
89 
 
     MHzFrequencyStopMHzFrequencyStart
VFcmLlengthElectrical

 15000,    (4.9) 
Where velocity factor, VF = rε1/ and εr is the dielectric constant of the laminate. The 
insertion phase of a transmission line at a particular frequency is given by (4.10): 
   
VF
cmlengthMHzFrequencyPhaseInsertion  012.0   (4.10) 
LINE1  
mmcmVFL 100051.1
60002000
15000
1 
      (4.11) 
  mmmmTHRULINEofLength 5.73101      (4.12) 
  77.44/0051.12000012.02000  VFPhaseInsertion MHz   (4.13) 
  31.134/0051.16000012.06000  VFPhaseInsertion MHz   (4.14) 
 
LINE2  
mmcmVFL 35.33350.0
180006000
15000
2 
     (4.15) 
  mmmmTHRULINEofLength 85.6635.32     (4.16) 
  99.44/3350.06000012.06000  VFPhaseInsertion MHz   (4.17) 
  98.134/3350.018000012.018000  VFPhaseInsertion MHz  (4.18) 
In both cases, the insertion phase is in between 20 and 160 degrees which satisfies the 
requirement for a line standard in TRL calibration. The fabricated LINE1 and LINE2 
standards are depicted in Figure 4.18. It also needs to be noted that the impedance of 
the line standards is 50 Ω. Table 4.5 shows the physical characteristics of the substrate 
and dimension of the coplanar waveguide for line standards. 
Table 4.5:  LINE standards 
Substrate (Rogers 4350B)  
H (mm) εr T (mm) TanD  
0.508 3.66 0.035 0.0037  
Coplanar Waveguide 
W (mm) G (mm) L1 (mm) L2 (mm)  
1.3 3.1 73.5 66.85  
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Figure 4.18: LINE1 and LINE 2 standards after fabrication.  
4.4.4.3.2 Characterizing and Defining the TRL standards in VNA 
The calibration standards must be defined correctly in the VNA. If the standards are 
defined incorrectly, the calibration will not be accurate, and it can result in poor 
measurements. Unlike ideal standards, the fabricated standards are never perfect; 
therefore, they have to be measured and characterized first before being defined in the 
VNA.  
REFLECT: Unlike an ideal REFLECT, the OPEN does not have a reflection 
coefficient equal to 1. Unless it is included in the definition of the standard, the 
network analyser assumes that it is perfect, and this leads to error during calibration. 
This imperfection or source of error can be modelled with a resistor and nonlinear 
capacitance as shown in Fig. 4.19.  
 
Figure 4.19: Model of the REFLECT standard in ADS with and without the error model. The values 
of resistance (R) and nonlinear capacitance (Nonlinear C) are obtained via optimization in ADS where 
a match between measurement and model of the REFLECT standard is achieved.  
In order to obtain the values of the resistance and capacitance, the REFLECT standard 
is modelled in ADS following the model in [4.13].  
Table 4.6: Error model for the REFLECT standard 
R (Ω) 1.26 
Coefficients for 
Nonlinear C 
C0  C1 C2 C3 
1.12e-12 2.6e-24 1.37e-48 3.0e-42 
Chapter 4 
91 
 
The values of the resistance and coefficients for the nonlinear capacitance in Table 4.6 
are obtained through optimization until a fit between the measured and modelled 
response of the reflect standard is achieved as shown in Figure 4.20. 
0.2 0.5 1.0 2.0 5.0
-0.2j
0.2j
-0.5j
0.5j
-1.0j
1.0j
-2.0j
2.0j
-5.0j
5.0j Measurement
 With Error Model
 Without Error Model
 
Figure 4.20: A comparison of measured (⸻solid line) and simulated response of the REFLECT 
standard, with (−−dashed line) and without (−▫−) the error model shown in Figure 4.18.  Measurement 
and simulation are in closer agreement after the introduction of the error model.  
LINE: While defining the LINE standards in VNA, the delay of each line with respect 
to the THRU standard has to be known. Delay of a transmission line is given by:  
lightofspeed
length
Delay r

       (4.19) 
The calculated delays for both transmission line are given by (4.20) and (4.21): 
ps
sm
mmLINEofDelay 52.62
/299792458
48.3101     (4.20) 
ps
sm
mmLINEofDelay 85.20
/299792458
48.335.32     (4.21) 
However, in case of a transmission line such as coplanar waveguide, all the electric 
field of the signal is not contained within the dielectric material. A portion of the 
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electric field is in the air above the substrate and a portion of it is in the dielectric 
material. Therefore, in practice the dielectric constant is in fact the effective dielectric 
constant εeff, which is a function of the relative dielectric constant of the substrate, the 
width and thickness of the transmission line. The effective dielectric constant εeff can 
be calculated using the “LineCalc” tool in Advanced Design System (ADS) [4.12] and 
its value is 3.033 for the substrate characteristics and dimension of the line standards 
given in Table 4.5. Therefore, the actual delays of the line standards can be calculated 
from (4.22) and (4.23): 
ps
sm
mmLINEofDelay 09.58
/299792458
033.3101     (4.22) 
ps
sm
mmLINEofDelay 46.19
/299792458
033.335.32     (4.23) 
The delays of the line standards are also measured using the VNA and the values for 
LINE1 and LINE2 standards are 57.4255 ps and 20.4348 ps respectively. The incorrect 
values of delay for line standards calculated using relative dielectric constant εr instead 
of effective dielectric constant εeff causes error in calibration and consequently in the 
measurement. Figure 4.21 shows the measured s-parameters before and after error 
correction in standard definition is applied in the VNA. Without the correction, the 
extracted parameter value would be over-estimated. 
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Figure 4.21: Measured S-parameters before (line) and after (symbol) error correction model applied. 
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4.5 Parameter Extraction  
4.5.1 Package Model and its Equivalent Lumped Element Model 
The 10W GaN-on-SiC HEMT, CGH40010, from Cree, Inc. is an unmatched transistor. 
The package model is supplied by the manufacturer in [4.14]. As shown in Figure 
4.22, the model is constructed with lumped elements and microstrip lines. Table 4.7 
shows the material properties of the substrate which are provided by the manufacturer.   
 
Figure 4.22: Model for the 440166 package type used in CGH40010 from Cree, Inc. 
 
Table 4.7: Lumped element values and physical characteristics of the 
substrate and dimension of the coplanar waveguide for the 440166 
package model 
Substrate 
H (mil) εr T (mil) 
20 9.6 1.4 
Microstrip Line 
W (mil) L (mm)  
100 30  
Lumped Elements 
Ccap1 (pF) Rpac (Ω) Lpac (nH) 
0.002 0.01 0.55 
The small-signal equivalent circuit model consists only of lumped elements which 
makes it easier for mathematical manipulation. To extract the device parameters, the 
package parasitic elements must be de-embedded first. Therefore, for convenience, the 
microstrip lines in the package model are replaced by a shunt capacitor [4.15] as shown 
in Figure 4.23. 
 
Figure 4.23: Equivalent lumped element circuit of the package model in Figure 4.16. 
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The value of the shunt capacitor (Cpac2) is determined through optimization until a 
match between the simulated S-parameters of the package model in Figure 4.21 and 
its equivalent lumped element circuit model in Figure 4.23 is achieved. It can be 
obtained as seen in Figure 4.24 for Cpac2 = 0.41079 pF. 
0 1 2 3 4 5 6
0.999988
0.999990
0.999992
0.999994
0.999996
0.999998
1.000000  Package Model
 Lumped Element Model
M
ag
 S
11
Freq (GHz)
Cree CGH40010 Package
0 1 2 3 4 5 6
-80
-70
-60
-50
-40
-30
-20
-10
0
 
 Package Model
 Lumped Element Model
Ph
as
e 
S 1
1
Freq (GHz)  
0 1 2 3 4 5 6
0.001
0.002
0.003
0.004
0.005
0.006
 
 Package Model
 Lumped Element Model
M
ag
 S
21
Freq (GHz)
0 1 2 3 4 5 6
10
20
30
40
50
60
70
80
90
 
 Package Model
 Lumped Element Model
Ph
as
e 
S 2
1
Freq (GHz)  
Figure 4.24: A comparison of S-parameters of the package model for the Cree CGH40010 (10 W GaN-
on-SiC HEMT) and its equivalent lumped element circuit model for Cpac2 = 0.41079 pF. For this 
equivalent circuit model S11 = S22 and S12 = S21. 
4.5.2 De-embedding Package Parasitic and Extracting Equivalent 
Lumped Element Model of a GaN HEMT 
 
Figure 4.25: Equivalent circuit model considering the package model.  
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Figure 4.25 shows the equivalent lumped element model of GaN HEMT including the 
parasitic elements of the package. It is essentially the same small-signal model in 
Figure 4.1, including the package parasitic elements.  The package parasitic elements 
are first removed from measured S-parameters following the de-embedding process 
described in Section 4.4.4.2 to acquire the device model. 
4.5.3 Extraction of extrinsic parameters 
In [4.16], the authors showed that in order to extract the values of intrinsic parameters 
the extrinsic elements have to be de-embedded first. Therefore, the extraction 
procedure of a small-signal model begins with the extraction of extrinsic elements 
from two sets of measurement under “cold condition”.  
4.5.3.1 Extraction of pad capacitance: 
In the cold modelling procedure, the device is first biased at below-pinch off where 
VDS = 0 V and VGS < Vth in order to suppress the channel conductivity to extract the 
parasitic pad capacitances.  
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Figure 4.26: Measured S11, S12 and S22 parameter for the Cree CGH40010 (10 W GaN-on-SiC HEMT) 
at below pinch-off condition (VDS = 0 V and VGS < Vpinch-off). 
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Figure 4.26 shows the measured S-parameters for the 10 W GaN-on-SiC HEMT after 
de-embedding of the test fixture from measured data. The equivalent circuit at this 
condition can be seen in Figure 4.27. 
 
Figure 4.27: Equivalent circuit at below pinch-off condition.  
Under this condition, the resistances have no influence on the imaginary parts of the 
Y-parameters and the effect of inductances can be ignored for lower frequency range. 
As a result, the “passive” device shows purely capacitive behaviour [4.16] from low 
to medium frequencies. Based on these assumptions, the circuit in Figure 4.27 can be 
represented as the one in Figure 4.28. 
 
Figure 4.28: Equivalent circuit at below pinch-off condition at lower frequency.  
The capacitance Cb is the fringing capacitance which arises from the depletion layer 
on both sides under the gate. Since the circuit looks like a pi-network, the s-parameters 
are converted to Y-parameters. The imaginary parts of the Y-parameters can be 
expressed as: 
   bpg CCjωY 2Im 11      (4.24) 
    bCjYY  2112 ImIm     (4.25) 
 bpd CCjY  )(Im 22     (4.26) 
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The imaginary parts are found to be linearly dependent with frequency when plotted. 
The values of Cb, Cpg, Cpd are obtained from the slopes of these lines. The extracted 
pad capacitance value is 2.135 pF. 
The extracted pad capacitance value in this method is overestimated as the values of 
other parasitic capacitances are not separated. Figure 4.29 shows the equivalent circuit 
of a GaN HEMT at below pinch-off condition at lower frequency according to [4.2]. 
 
Figure 4.29: Equivalent circuit under below pinch-off condition (VDS = 0 V, VGS < Vpinch-off).  
In Figure 4.29, Cgs, Cgd and Cds are the intrinsic part of the total capacitances at below 
pinch-off condition, and Cgsi and Cdsi are the inter-electrode capacitances between 
gate, source and drain. In the method [4.2] followed in this thesis, the pad capacitances 
are extracted from below pinch-off condition as before. The imaginary parts of the Y-
parameters of the equivalent circuit in Figure 4.29 can be expressed as: 
   gdgsgsipg CCCCjY  11Im   (4.27) 
gdCjYY  )(Im)(Im 2112    (4.28) 
 gddsdsipd CCCCjY  )(Im 22   (4.29) 
The total capacitances of gate-to-source, drain-to-source and gate-to-drain are 
extracted from the slopes of these curves plotted in Figure 4.30. Now, the individual 
capacitance values are separated from the total capacitances using the assumptions 
[4.2] below: 
gdgs CC      (4.30) 
pddsi CC 3     (4.31) 
pdds CC 12     (4.32) 
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Figure 4.30: Extraction of pad capacitance values from the slope of the imaginary part of the Y-
parameters under below pinch-off condition (VDS = 0 V, VGS < Vpinch-off) for the Cree CGH40010 (10 
W GaN-on-SiC HEMT). 
4.5.3.2 Extraction of parasitic Inductance and Resistance 
In [4.16], Dambrine et al. demonstrated a method to determine the parasitic inductance 
and resistance by reducing the impact of the capacitive effect at the gate by driving 
sufficient gate current (Ig) through the drain at a bias condition where VDS = 0 V and 
VGS > Vpinch-off.   
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Figure 4.31: Measured S11, S12 and S22 parameter for the Cree CGH40010 (10 W GaN-on-SiC HEMT) 
at above pinch-off condition (VDS = 0 V and VGS > Vpinch-off). 
Chapter 4 
99 
 
According to this procedure, high gate current Ig is required to make the capacitive 
behaviour of S11, as depicted in Figure 4.31, disappear. Therefore, a high positive gate 
voltage (VGS > 0 V) needs to be applied to AlGaN/GaN HEMT to follow this 
procedure. Since these devices show very high gate resistance, and this can cause 
detrimental effects or can even destroy the Schottky gate [4.1]. In this thesis, the 
procedure proposed by Chen et el [4.1] under zero drain voltage and low gate bias 
voltage (Vpinch-off < VGS < 0) has been followed. For the GaN HEMT devices extracted 
in this thesis, the voltage is within the range of -2 V to -1 V. 
After de-embedding the extrinsic parasitic capacitances, the intrinsic device under this 
condition shows a Π configuration in series with the parasitic resistances and 
inductances (Figure 4.32). Under this circumstance, the values of all the lumped 
elements cannot be extracted directly. The Wye-Delta transformation is applied to the 
intrinsic device to turn it from a Π configuration into a T configuration. 
       
Figure 4.32: Equivalent circuit at above pinch-off condition (VDS = 0 V, VGS > Vpinch-off) before (a) and 
after (b) the Wye-Delta transformation.  
This transformation allows to express the device using Z-parameters as given by (4.33) 
- (4.35) [4.1]: 









sg
gsgs ωCωC
ωLωLjRRZ 1111   (4.33) 



 
s
s
ch
s C
Lj
R
RZ

 1
212
    (4.34) 



 
ds
dschds CC
LLjRRRZ

 1122   (4.35) 
The imaginary parts of (4.33) – (4.35) can be rewritten as: 
   112 Im ZLL sg        (4.36) 
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  sLZ 212Im         (4.37) 
   222 Im ZLL sd        (4.38) 
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Figure 4.33: Extraction of Ls, Lg and Ld at above pinch-off condition (VDS = 0 V and VGSq > Vpinch-off) 
for the Cree CGH40010 (10 W GaN-on-SiC HEMT). 
The source inductance (Ls) is first determined from the slope of ω Im(Z12) versus ω2 
curve. Then the values of the terms (Lg + Ls) and (Ld + Ls) are extracted respectively 
from the slopes of ω Im(Z11) versus ω2 and ω Im(Z22) versus ω2 curves. Finally, 
the values of gate inductance (Lg) and drain inductance (Ld) are determined by 
subtracting the source inductance.     
There are only three equations (4.33 - 4.35) and four resistance values to be 
determined. This would require an additional measurement. In [4.17], a method 
termed as cold reverse is described where all the values of extrinsic parasitic resistance 
Rs, Rd and Rg can be obtained from measured S-parameters at the condition where VDS 
= 0 V and Vpinch-off < VGS < 0 V.  
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First the package parasitic elements and the extrinsic capacitances and inductances are 
subtracted from the measured data. The remaining device effects can be presented by 
the real and imaginary parts of the Z-parameters as expressed by the following 
equations:  
  22211 1Re chch
ch
sg RC
R
RRZ



     (4.39) 
  222
2
11 1
1Im
chch
chch
gg RC
RC
C
Z


 
       (4.40) 
  22212 1Re chch
ch
s RC
R
RZ



      (4.41) 
  222
2
12 1
Im
chch
chch
RC
RCZ



      (4.42) 
  22222 1Re chch
ch
sd RC
R
RRZ

   (4.43) 
  222
2
22 1
Im
chch
chch
RC
RCZ



       (4.44) 
Here, Rch and Cch are the resistance and capacitance of the conduction channel 
impedance, α and β are channel impedance parameters and Cgg is the capacitance of 
the Schottky-gate impedance.   
Now, (4.43) can be written in terms of (4.44) as follows: 
   
chch
sd RC
ZRRZ 1ImRe 2222 
    (4.45) 
Multiplying both sides by 𝜔 𝐼𝑚(𝑍ଶଶ)⁄ , (4.45) can be expressed as: 
 
   sdchch
RR
Z
ω
RC
ω
)(Z
Z 
2222
22
Im
1
Im
Re
   (4.46) 
By plotting ω Re(Z22)/Im(Z22) versus ω/Im(Z22) as shown in Figure 4.34, the value 
of (Rd + Rs) can be obtained from the slope of the curve. 
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Figure 4.34: Extraction of Rs, Rg and Rd at above pinch-off condition (VDS = 0 V and VGSq > Vpinch-off) 
for the Cree CGH40010 (10 W GaN-on-SiC HEMT). 
Now rewriting (4.39) and (4.41) in terms of 𝐼𝑚(𝑍ଶଶ) as in (4.47) and (4.48), the values 
of 𝑅௦ and ൫𝑅௚ + 𝑅௦൯ can be determined respectively.  
 
   sgchch RRZ
ω
RC
αω
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2222
11
ImIm
Re
  (4.47) 
 
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R
Z
ω
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βω
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Z
2222
12
ImIm
Re    (4.48) 
4.5.3.3 Extraction of Intrinsic Parameters 
The intrinsic parameters of the small-signal model are bias-dependent. Therefore, 
these are extracted from the measured data at the bias condition of interest. First of all, 
the extrinsic parameters obtained in previous section are de-embedded to get the 
intrinsic Y-parameters. According to Dambrine et al. [4.16], the intrinsic parameters 
can be extracted from the following equations: 
   gdgsgsi CDCjDCRY  //2211    (4.49)  
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gdCjY 12      (4.50) 
   gdgsijm CjCRjegY    1/21   (4.51) 
 gddsds CCjgY  22     (4.52) 
Where: 2221 igs RCD       (4.53) 
Dambrine et al. considered the value of D = 1 at low frequency. Berroth and Bosche 
[4.18] observed that this assumption gives an excellent match up to 5 GHz but displays 
notable errors at higher frequencies. The authors proposed an improved method to 
analytically extract the values of the intrinsic parameters by using expressions 
separating the real and imaginary parts of the above equations without assuming the 
value of D equal to 1 which overcomes the limitations at higher frequency. Similar to 
[4.18], J. Lu et al. [4.2] used the following formulations to obtain the values of intrinsic 
parameters: 
     











2
12
12
12 Im
Re1Im
Y
YYCgd      (4.54) 
   1222 ImIm YYC ds        (4.55) 
              






 2
1211
2
1211
1211 ImIm
ReRe1ImIm
YY
YYYYCgsω   (4.56) 
After plotting these equations against angular frequency (ω) as in Figure 4.35, the 
value of each parameter is extracted from the slope of the corresponding curve.  
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Figure 4.35: Extraction of intrinsic capacitance values for the Cree CGH40010 (10 W GaN-on-SiC 
HEMT) at VDS = 28 V and IDSq = 340 mA. 
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Transconductance (gm), output conductance (gds) and resistance Ri and Rgd are 
extracted from the mean values of gm, gds, Ri and Rgd curves plotted against frequency 
as shown in Figure 4.36. 
)(Re 21Yg m         (4.57) 
)(Re 22Yg ds        (4.58) 
)(Re 11YRi         (4.59) 
)(Re 12YR gd        (4.60) 
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Figure 4.36: Extraction of gm, gds, Ri and Rgd for the Cree CGH40010 (10 W GaN-on-SiC HEMT) at 
VDS = 28 V and IDSq = 340 mA. 
It can be mentioned that the value of transconductance extracted from S-parameters or 
the dynamic transconductance gm,dynamic and the value obtained from DC measurement 
or static transconductance gm,static are 0.623 S and 0.728 S respectively. Current 
collapse, due to trapping effects, reduces the dynamic saturation current compared to 
the DC current and as a result, gm,dynamic is less than the static gm,static.  The effects of 
DC-to-RF dispersion on the RF performance are explored in detail in Chapter 5.  
After the parameters are extracted, a small-signal model is built in ADS and the S-
parameters are simulated. The parameter values are optimized using the ADS 
optimization blocks to obtain good match between the measurement and model. Table 
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4.8 shows the parameter values for Cree CGH40010 (10 W GaN-on-SiC HEMT) 
before and after optimization.  
Table 4.8 Extracted parameter values of Cree CGH40010 before and after optimization at VDS = 28 
V, IDSq = 340 mA, Frequency = 0.4 - 3.5 GHz 
  Before After Optimization % of Change 
Package 
Parasitic 
Elements  
Cpac1 (pF) 0.002 0.002 0 
Cpac2 (pF) 0.41079 0.41079 0 
Lpac (nH) 0.55 0.55 0 
Rpac (Ω) 0.01 0.01 0 
 
Extrinsic 
Parameters 
 
Cpg (pF) 0.0937 0.0891 -4.91 
Cpd (pF) 0.0937 0.0891 -4.91 
Ls (nH) 0.04093 0.0412 +0.66 
Ld (nH) 0.07502 0.03435 -54.21 
Lg (nH) 0.0988 0.0674 -31.78 
Rs (Ω) 0.391 0.01435 -96.33 
Rd (Ω) 1.107 1.279 +15.54 
Rg (Ω) 1.213 1.2073 -0.47 
Intrinsic 
Parameters 
Cgd (pF) 0.3178 0.341 +7.3 
Cds (pF) 1.367 1.589 +16.24 
Cgs (pF) 7.12 6.71661 -5.67 
gm (S) 0.617 0.641 +3.89 
gds (S) 0.007 0.007 0 
Ri (nΩ) 0.0012 0.0012 0 
Rgd (nΩ) 0.00013 0.00013 0 
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Figure 4.37:  Comparison of measured (line) and modelled S-parameters before (◼) and after (◻) 
optimization for the 10 W GaN-on-SiC HEMT (Cree CGH40010) at VDS = 28 V, IDSq = 340 mA, 
Frequency = 0.4 - 3.5 GHz. The S-parameters are obtained after de-embedding the test fixture from 
measured data using SOLT calibration. 
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It can be seen from Table 4.8 that the Rs shows the highest difference before and after 
optimization. Therefore, the extraction procedure falls short to extract the value of 
source resistance. This can be observed in simulated S12 parameter as well in Figure 
4.37. The Rs is obtained from the real part of S12.  
4.5.4 Extracting Equivalent Lumped Element Model of Si LDMOS 
4.5.4.1 Extraction of Extrinsic Parameters 
The extrinsic parameter values for a silicon LDMOS are extracted following the 
method proposed by Gaddi in [4.19]. The equivalent circuit under this condition shows 
a T topology and can be expressed in terms of Z-parameters as: 
s
ss Cj
LjRZ

 112       (4.61) 
  

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  






sg
sgsg CjCj
LLjRRZ
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 1111   (4.63) 
The imaginary parts of equations (4.61) - (4.63) can be rewritten as: 
 
s
s C
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12 1Im

      (4.64) 
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LLZ 22
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   (4.66) 
After plotting Im(Z12)/ω against 1/ω2, the value of Ls can be obtained from the 
intersection of the line and the y-axis. Similarly, the values of Ld + Ls and Lg + Ls are 
obtained by plotting Im(Z22)/ω and Im(Z11)/ω against 1/ω2 respectively. As shown in 
Figure 4.38, the values of Rs, Rd + Rs, Rg + Rs are determined directly from the real 
part of the equations (4.61) - (4.63) respectively. 
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Figure 4.38: Extraction of extrinsic inductances Ls, Lg and Ld and resistances Rs, Rg and Rd at VDSq = 0 
V and VGSq = 0 V for the Freescale MRFE6VS25 (25 W Si LDMOS). 
4.5.4.2 Extraction of Intrinsic Parameters 
The intrinsic parameters of the silicon LDMOS are extracted following the method by 
Dambrine et al [4.16]. Since the MRFE6VS25 operates up to 2 GHz, it can be assumed 
that D = 1 and for a silicon LDMOS equations (4.49) - (4.52) can be written as: 
 gdgsgs CCjCY   2211    (4.67) 
gdCjY 12       (4.68) 
    gsmgdm CgCjgY21    (4.69) 
 gddsds CCjgY  22     (4.70) 
The imaginary parts of Y12, Y11 and Y22 are plotted against the angular frequency ω as 
shown in Figure 4.39 and the values Cgd, Cgs + Cgd and Cds + Cgd are obtained from the 
slopes of these lines.  
Chapter 4 
108 
 
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
0.00
0.02
0.04
0.06
0.08
0.10
0.12
0.14
x109
Freescale MRFE6VS25
25 W Si LDMOS
Y12
Y22
Y11
Slope = Cgd = 0.1051 pF
Slope = (Cds + Cgd) = 13.2 pF
 
 
Im
 (Y
) [

]
 [rad]
Slope = (Cgs + Cgd) = 23.97 pF
 
Figure 4.39: Extraction of intrinsic capacitance values for the Freescale MRFE6VS25 (25 W Si 
LDMOS) at VDS = 50 V and IDSq = 450 mA. 
The values of transconductance gm and output conductance gds are extracted from the 
real parts of Y21 and Y22 respectively (Figure 4.40). 
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Figure 4.40: Extraction of gm and gds for the Freescale MRFE6VS25 (25 W Si LDMOS) at VDS = 50 
V and IDSq = 450 mA. 
Like the GaN HEMT, the extracted parameter values are optimized using ADS 
optimization blocks to obtain good match between the measured and modelled data. 
Table 4.9 shows the parameter values for Freescale MRFE6VS25 before and after 
optimization.  
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Table 4.9 Extracted parameter values of Freescale MRFE6VS25 before and after optimization at 
VDS = 50 V, IDSq = 450 mA, Frequency = 0.2 – 2 GHz 
  Before After Optimization % of Change 
Extrinsic 
Parameters 
Ls (nH) 0.0331 0.03001 -9.3% 
Ld (nH) 0.03719 0.03719 0 
Lg (nH) 0.0475 0.0475 0 
Rs (Ω) 0.066 0.045 -31.82 
Rd (Ω) 1.3068 1.497 +14.55 
Rg (Ω) 0.77 0.646 -16.10 
Intrinsic 
Parameters 
Cgd (pF) 0.1051 0.1069 +1.71 
Cds (pF) 13.09 14.38 +9.85 
Cgs (pF) 23.8649 24.68 +3.41 
gm (S) 0.477 0.486 +1.89 
gds (S) 0.003 0.003 0 
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Figure 4.41:  Comparison of measured (line) and modelled S-parameters before (◼) and after (◻) 
optimization for the 25 W Si LDMOS Freescale MRFE6VS25 at VDS = 50 V, IDSq = 450 mA, Frequency 
= 0.2 - 2 GHz. The S-parameters are obtained after de-embedding the test fixture from measured data 
using SOLT calibration. 
It can be seen from Table 4.9 and Figure 4.41 that the extracted parameter values of 
the silicon LDMOS require minimum optimization after extraction to obtain a good 
match between measured and simulated S-parameters using the model.  
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4.6 Validation 
The values of the extracted lumped elements are summarized in Table 4.10 – Table 
4.16 for GaN HEMT and Si LDMOS devices rating from 2 W to 25 W over a range 
of frequencies from 200 MHz to 8 GHz. The small-signal models are built in ADS and 
the S-parameters from simulation and measurement are compared to validate the 
obtained parameter values after extraction and optimization. The measured drain 
current and corresponding transconductance characteristics are also presented in the 
following sections. 
4.6.1 Cree CGH40010 (10 W GaN-on-SiC HEMT)  
The Cree CGH40010 from Cree is a 10 W GaN-on-SiC HEMT. It has been chosen to 
show the effects of parasitic introduced by the package since the package model is 
available from the manufacturer. Table 4.10 shows the extracted parameter values 
with and with considering the package parasitic separately. 
Table 4.10 Extracted parameter values of Cree CGH40010 at VDS = 28 V, IDSq = 340 mA, 
Frequency = 0.4 - 3.5 GHz 
  Considering Package 
Separately 
Without Considering Package 
Separately 
Package Parasitic 
Elements  
Cpac1 (pF) 0.002 - 
Cpac2 (pF) 0.41079 - 
Lpac (nH) 0.55 - 
Rpac (Ω) 0.01 - 
 
Extrinsic Parameters 
 
Cpg (pF) 0.0891 0.1145 
Cpd (pF) 0.0891 0.1145 
Ls (nH) 0.0412 0.039 
Ld (nH) 0.0289 0.6215 
Lg (nH) 0.0674 0.6505 
Rs (Ω) 0.01435 0.01435 
Rd (Ω) 1.279 1.43 
Rg (Ω) 1.2073 1.33 
Intrinsic Parameters 
Cgd (pF) 0.341 0.3339 
Cds (pF) 1.589 1.570 
Cgs (pF) 6.71661 7.190 
gm (S) 0.641 0.623 
gds (S) 0.007 0.007 
Ri (nΩ) 0.0012 0.006 
Rgd (nΩ) 0.00013 0.00012 
 
It can be observed in Table 4.10 that intrinsic parameters are nearly identical in both 
cases whether or not the package is considered separately. The bond wires in the 
package mainly introduce additional inductance and resistance to the extrinsic 
parameters. The influence of these parasitic elements on the optimum impedance 
values and device performance are explored in Chapter 5. 
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Figure 4.42:  Comparison of measured (line) and modelled S-parameters with (☐) and without (☆) 
package parasitic for the 10 W GaN-on-SiC HEMT (Cree CGH40010) at VDS = 28 V, IDSq = 340 mA, 
Frequency = 0.4 - 3.5 GHz. The S-parameters are obtained after de-embedding the test fixture from 
measured data using SOLT calibration. 
The good agreement between the simulated and measured data in Figure 4.42 ensures 
the validation of the values of extrinsic and intrinsic parameters obtained via direct 
extraction procedure, followed by optimization.  
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Figure 4.43: Measured drain current (IDS) versus gate-to-source voltage (VGS) and corresponding 
transconductance (gm) for the Cree CGH40010 (10 W GaN-on-SiC HEMT). 
Figure 4.43 shows the measured drain current and corresponding transconductance for 
the 10W GaN-on-SiC HEMT.  
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4.6.2 Cree CGH40025 (25 W GaN-on-SiC HEMT) 
As shown in Table 4.11, the parameter values for the Cree CGH40025, a 25 W GaN-
on-SiC HEMT are extracted for various bias points of IDSq = 90 mA, 150 mA, 250 
mA, 350 mA and 450 mA at VDS = 28 V.  
Table 4.11 Extracted parameter values of Cree CGH40025 at VDS = 28V, IDSq = 90 mA, 150 mA, 
250 mA, 350 mA and 450 mA, Frequency = 0.2 - 3.5 GHz 
 
 
 
Extrinsic 
Parameters 
 
Cpg (pF) 0.1861 
Cpd (pF) 0.1861 
Ls (nH) 0.03422 
Ld (nH) 0.4640 
Lg (nH) 0.4958 
Rs (Ω) 0.0017 
Rd (Ω) 1.1358 
Rg (Ω) 0.8041 
 IDSq  90mA 150mA 250mA 350mA 450mA Change from 
90mA to 450mA 
Intrinsic 
Parameters 
Cgd (pF) 0.5287 0.5318 0.5542 0.5714 0.588 11.22 % 
Cds (pF) 2.398 2.482 2.515 2.545 2.692 12.26 % 
Cgs (pF) 11.75 12.67 13.31 13.85 14.17 20.60 % 
gm (S) 0.785 0.985 1.182 1.283 1.332 69.68 % 
gds (S) 0.007 0.009 0.011 0.013 0.015 114.29 % 
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Figure 4.44: Comparison of intrinsic parameter values for the 25 W GaN-on-SiC HEMT (Cree 
CGH40025) at VDS = 28 V, Freq = 0.4 – 4 GHz, IDSq = 90 mA, 150 mA, 250 mA, 350 mA and 450 mA.  
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Figure 4.44 shows the intrinsic parameters values of the Cree CGH40025 plotted 
against the quiescent current IDSq. It can be seen that the values of these bias dependent 
intrinsic parameters increase with the increase in quiescent current. The values of 
transconductance and output conductance, which depends on the conducting channel, 
show large variation as the number of carrier electrons in the 2DEG increases with the 
gate voltage.  
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Figure 4.45: (Left) Comparison of measured (line) and modelled (symbol) S-parameters for the 25 W 
GaN-on-SiC HEMT (Cree CGH40025) at VDS = 28 V, Freq = 0.4 – 4 GHz, IDSq = 90 mA, 150 mA, 250 
mA, 350 mA and 450 mA. The S-parameters are obtained after de-embedding the test fixture from 
measured data using SOLT calibration. (Right) Comparison of measured (solid) and simulated (dash) 
S-parameters using the vendor model at VDS = 28 V, Freq = 0.4 – 4 GHz, IDSq = 450 mA. 
Figure 4.45 displays a good agreement between the modelled and measured S-
parameters for the Cree CGH40025 to ensure the validation of the extracted parameter 
values at various bias points. Figure 4.45 also shows a comparison of the measured 
and simulated S-parameters using the large-signal model provided by the vendor at 
the bias condition of VDS = 28 V and IDSq = 450 mA. In our experience, and as the 
good agreement between the S-parameters suggests, the large-signal model for Cree 
CGH40025 can be considered as an example of an excellent vendor model. This can 
be clearly observed in the comparison of the simulated impedance values and RF 
performance with analytically calculated and experimentally measured results for a 
Class-AB RF PA presented in Chapter 5.  
The measured drain current and corresponding transconductance characteristic are 
presented in Figure 4.46 and compared with the Cree CGH40010, a 10 W GaN-on-
SiC HEMT from the same manufacturer 
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Figure 4.46: Measured drain current (IDS) versus gate-to-source voltage (VGS) and corresponding 
transconductance (gm) for the Cree CGH40025 (25 W GaN-on-SiC HEMT) and Cree CGH40010 (10 
W GaN-on-SiC HEMT). 
The maximum values of IDS and gm are 5.65 A and 1.884 S for the 25 W HEMT 
compared to 2.90 A and 0.868 S for the 10W HEMT which shows the effect of scaling. 
4.6.3 Nitronex NPTB00025 (25 W GaN-on-Si HEMT) 
The NPTB00025, a 25 W GaN-on-Si HEMT from Nitronex has been chosen in this 
thesis to demonstrate the usefulness of the analytic approach in designing an RF power 
amplifier compared to using the vendor supplied large-signal model in harmonic 
balance simulation. The extracted values of the small-signal model parameters from 
measured and simulated S-parameters at VDS = 28V and IDSq = 450 mA are presented 
in Table 4.13. The package model shown in Figure 4.47 for the Nitronex NPTB00025 
has been provided by the vendor.  
 
Figure 4.47: Vendor provided package model for Nitronex NPTB00025. 
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Table 4.12: Lumped element values of the package model for Nitronex NPTB00025. 
Ccap (pF) Lpac1 (Ω) Lpac2 (nH) 
0.46 0.1 0.1 
Compared to the package model for the Cree CGH40010, this model does not take 
parasitic feedback capacitance and resistance due to the package into consideration. 
However, the values of these two parameters in Cree package model are 0.002 pF and 
0.01 respectively which are negligible. A further difference is the value of parasitic 
inductance introduced by the packed is less compared to Cree package mode. The 
impact of parasitic elements introduced by the package on the impedance value and 
RF performance are later explored in Chapter 5. 
Table 4.13 shows the parameters values for the Nitornex NPTB00025, a 25 W GaN-
on-Si HEMT, extracted at the bias point of 450 mA at VDS = 28 V from measured and 
simulated S-parameters using the large-signal model provided by the vendor.   
Table 4.13 Extracted parameter values of Nitronex NPTB00025 at VDS = 28V, IDSq = 450mA, 
Frequency = 0.4 - 3.5 GHz 
  Measured Data 
Simulated Data 
  
Considering 
Package Separately 
Without 
Considering 
Package Separately 
Package Parasitic  
Lpac1 (nH) 0.1 - - 
Lpac2 (nH) 0.1 - - 
Cpac (pF) 0.46 - - 
 
Extrinsic 
Parameters 
 
Cpg (pF) 0.2389 0.2534 0.2008 
Cpd (pF) 0.2389 0.2534 0.2008 
Ls (nH) 0.07696 0.0759 0.06240 
Ld (nH) 0.34829 0.5273 0.7212 
Lg (nH) 0.26645 0.5926 0.8273 
Rs (Ω) 0.01 0.01 0.191 
Rd (Ω) 0.846 0.761 1.62 
Rg (Ω) 0.609 0.569 0.195 
Intrinsic 
Parameters 
Cgd (pF) 0.7744 0.7541 0.620 
Cds (pF) 3.055 3.005 2.54 
Cgs (pF) 12.80 12.38 11.23 
gm (S) 1.012 1.005 1.078 
gds (S) 0.017 0.015 0.010 
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Figure 4.48: Measured (solid) and modelled (☐) S-parameters for the 25 W GaN-on-Si HEMT 
(Nitronex NPTB00025) at VDS = 28 V, IDSq = 450 mA, Freq = 0.4 - 3.5 GHz. It also shows the vendor 
model (dash) and modelled (☆) S-parameters from simulation. The S-parameters are obtained after de-
embedding the test fixture from measured data using SOLT calibration. 
Figure 4.48 shows measured and modelled S-parameters for the Nitronex 25 W GaN-
on-Si HEMT. It also shows the simulated and modelled S-parameters using the large-
signal model provided by the vendor. Good agreement of the modelled S-parameters 
in both cases shows the validation the obtain parameter values via extraction and 
optimization. Significant differences in S21 and S22 parameters from measurement and 
simulation using vendor model can be noted. The impact of the different between 
measurement and large-signal model provided by the vendor is explored in Chapter 5.  
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Figure 4.49: Measured drain current (IDS) versus gate-to-source voltage (VGS) and corresponding 
transconductance (gm) for the Nitronex NPTB00025 (25 W GaN-on-Si HEMT) and Cree CGH40025 
(25 W GaN-on-SiC HEMT). 
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Figure 4.49 shows the measured drain current and corresponding transconductance for 
the 25 W GaN-on-Si HEMT and the 25 W GaN-on-SiC HEMT. The lower value of 
drain current and narrower gm-VGS curve in GaN-on-Si HEMT indicate that the 
maximum output power and linearity would be less compared to the GaN-on-SiC 
HEMT.  
4.6.4 RFHIC RT233 (2 W GaN-on-SiC HEMT) 
The RT233, a 2 W GaN-on-SiC HEMT from RFHIC, does not have any large-signal 
vendor model to our knowledge. Therefore, one of the objectives in this thesis is to 
contribute to the large-signal modelling of this device using analytic approach. 
Secondly, the low power rating of this device allowed to experimentally extract the 
values input capacitance for a range of gate voltages from -3 V to 2 V to study its 
influence on optimum impedance values and RF performance. Table 4.14 shows the 
extracted parameter values for RT233 at VDS = 28 V and IDSq = 140 mA. 
Table 4.14 Extracted parameter values of RFHIC RT233 at VDS = 28 V, 
IDSq = 140 mA, Frequency = 0.2 - 3.5 GHz 
 
 
Extrinsic Parameters 
 
Cpg (pF) 0.1507 
Cpd (pF) 0.1507 
Ls (nH) 0.06975 
Ld (nH) 0.911 
Lg (nH) 1.147 
Rs (Ω) 0.05 
Rd (Ω) 3.04 
Rg (Ω) 2.86 
Intrinsic Parameters 
Cgd (pF) 0.2008 
Cds (pF) 0.9 
Cgs (pF) 6.94 
gm (S) 0.294 
gds (S) 0.007 
Ri (nΩ) 0.003 
Rgd (nΩ) 0.0001 
Figure 4.50 shows the simulated and measured S-parameters fo the RT233 at VDS = 
28 V and IDSq = 140 mA from 0.2 – 3.5 GHz. 
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Figure 4.50: Comparison of measured (line) and modelled (symbol) S-parameters for the 2 W GaN-
on-SiC HEMT (RFHIC RT233) at VDS = 28 V, IDSq = 140 mA, Freq = 0.2 - 3.5 GHz. The S-parameters 
are obtained after de-embedding the test fixture from measured data using SOLT calibration. 
The good agreement between the simulated and measured S-parameters in Figure 4.50 
ensures the validation of the extracted parameter values. The measured drain current 
and corresponding transconductance characteristic are presented in Figure 4.51.   
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Figure 4.51: Measured drain current (IDS) versus gate-to-source voltage (VGS) and corresponding 
transconductance (gm) for the 2 W GaN-on-SiC HEMT (RFHIC RT233). 
It can be seen from Figure 4.51 that the RT233 lacks flatness in the transconductance 
characteristics and displays more of a peak; therefore, RT233 is expected to show poor 
linearity in a RF power amplifier.  
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4.6.5 Mitsubishi MGF0843G (20 W GaN-on-SiC HEMT) 
Figure 4.52 shows the S-parameters for the MGF0843G, a 20 W GaN-on-SiC HEMT 
from Mitsubishi Electric, from 750 MHz to 8 GHz at VDS = 47 V and IDSq = 180 mA 
obtained from the datasheet, our measurement and simulation using the vendor 
provided model. The measured and simulated I-V characteristics are depicted in 
Figure 4.53.  
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Figure 4.52: Comparison of S-parameters obtained from measurement (symbol), datasheet (solid line) 
and simulation using large-signal model provided by the vendor (dashed line) for the Mitsubishi 
MGF0843G (20W GaN-on-SiC HEMT) at VDS = 47 V, IDSq = 180 mA, Freq = 0.75 - 8 GHz. The S-
parameters are obtained via direct measurement approach using TRL calibration. 
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Figure 4.53: Measured and simulated (using vendor supplied large-signal model) drain current (IDS) 
versus gate-to-source voltage (VGS) and corresponding transconductance (gm) for the Mitsubishi 
MGF0843G (20 W GaN-on-SiC HEMT). 
Chapter 4 
120 
 
It is evident that the large-signal vendor model lacks the accuracy to describe the RF 
and DC characteristic of the device. Therefore, an accurate model is necessary in order 
to design a RF power amplifier using this transistor. This thesis contributes to the 
construction of such a new model for Mitsubishi MGF0843G that can facilities 
prototyping. Compared to present cellular technologies that work up to 3 GHz, 5G 
applications will potentially utilize the higher frequency spectrum. A novel 
contribution of this work is extending the analytic approach up to 8 GHz. By 
implementing the TRL calibration kit described in section 4.4.4.3, the S-parameters 
are measured and a model is constructed up to 8 GHz. Table 4.15 shows the extracted 
parameter values at VDS = 47 V and IDSq = 180 mA. 
Table 4.15 Extracted parameter values of Mitsubishi MGF0843G VDS = 
47 V, IDSq = 180 mA, Frequency = 0.75 - 8 GHz 
 
 
Extrinsic Parameters 
 
Cpg (pF) 0.095 
Cpd (pF) 0.095 
Ls (nH) 0.05384 
Ld (nH) 0.7038 
Lg (nH) 0.6644 
Rs (Ω) 0.002 
Rd (Ω) 1.641 
Rg (Ω) 0.874 
Intrinsic Parameters 
Cgd (pF) 0.596 
Cds (pF) 1.14 
Cgs (pF) 6.75 
gm (S) 0.537 
gds (S) 0.005 
Ri (nΩ) 0.001 
Rgd (nΩ) 0.0007 
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Figure 4.54: Comparison of measured (line) and modelled (symbol) S-parameters for the 20 W GaN-
on-SiC HEMT (Mitsubishi MGF0843G) at VDS = 47 V, IDSq = 180 mA, Freq = 0.75 - 8 GHz. The S-
parameters are measured via direct measurement approach using TRL calibration. 
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Figure 4.54 shows a good agreement between the simulated and measured S-
parameters to ensure the validation of the extraction procedure and parameter values.  
4.6.6 Freescale MRFE6VS25 (25 W Si LDMOS) 
Table 4.16 shows the extracted parameter values for MRFE6VS25 at VDS = 50 V and 
IDSq = 450 mA. 
Table 4.16 Extracted parameter values of Freescale MRFE6VS25 at VDS 
= 50 V, IDSq = 450 mA, Frequency = 0.2 - 2 GHz 
Extrinsic Parameters 
Ls (nH) 0.03001 
Ld (nH) 0.03719 
Lg (nH) 0.0475 
Rs (Ω) 0.045 
Rd (Ω) 1.497 
Rg (Ω) 0.646 
Intrinsic Parameters 
Cgd (pF) 0.1069 
Cds (pF) 14.38 
Cgs (pF) 24.68 
gm (S) 0.486 
gds (S) 0.003 
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Figure 4.55: Comparison of measured (line) and modelled (symbol) S-parameters for the Freescale 
MRFE6VS25 (25W Si LDMOS) at VDS = 50 V, IDSq = 450 mA, Freq = 0.2 - 2 GHz. The S-parameters 
are obtained after de-embedding the test fixture from measured data using SOLT calibration. 
Figure 4.55 shows a good agreement between the simulated and measured S-
parameters using the procedure implemented earlier. Figure 4.56 shows the measured 
drain current and corresponding transconductance for MRFE6VS25 along with Cree 
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CGH40025 (25 W GaN-on-SiC HEMT) and Nitronex NPTB00025 (25 W GaN-on-Si 
HEMT) 
0 1 2 3 4 5 6 7 8 9 10
0.0
0.5
1.0
1.5
2.0
2.5
 Freescale MRFE6VS25 (25 W Si LDMOS)
 Cree CGH40025 (25 W GaN-on-SiC HEMT)
 Nitronex NPTB00025 (25 W GaN-on-Si HEMT)
VGS (V) [LDMOS]
VGS (V) [GaN HEMT] 
g m
 (S
)
I DS
 (A
)
-4 -3 -2 -1 0 1 2
0
1
2
3
4
5
6
7
 
 
Figure 4.56: Measured drain current (IDS) versus gate-to-source voltage (VGS) and corresponding 
transconductance (gm) for the Freescale MRFE6VS25 (25 W Si LDMOS), Cree CGH40025 (25 W 
GaN-on-SiC HEMT) and Nitronex NPTB00025 (25 W GaN-on-Si HEMT). 
It can be seen from Figure 4.56 that CGH40025, the 25 W GaN-on-SiC HEMT from 
Cree has the highest saturation drain current and a broad and relatively flat 
transconductance curve. Therefore, the maximum output power and highest linearity 
are expected from CGH40025. Freescale MRFE6VS25, the 25 W silicon LDMOS has 
higher drain current and broader transconductance than the Nitronex NPTB00025, the 
25 W GaN-on-Si HEMT. However, NPTB00025 has higher transconductance value 
compared to MRFE6VS25. The RF performance of these 25 W Si LDMOS and GaN-
on-Si are compared in detail in chapter 5.  
4.7 A Comparison of Parameter Values 
Table 4.17 shows the extracted parameter values for the GaN HEMT and Si LDMOS 
devices rating from 2 W to 25 W over the range of frequencies from 200 MHz to 8 
GHz presented in Section 4.6. The extracted extrinsic and intrinsic parameter values 
for all six devices are plotted against the device output power in Figures 4.57 - 4.62.  
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Table 4.17 Extracted parameter values for GaN HEMT and Si LDMOS devices rating from 2 
W to 25 W over a range of frequencies from 200 MHz to 8 GHz. 
 2W GaN-
on-SiC 
10W GaN-
on-SiC 
20W GaN-
on-SiC 
25W GaN-
on-SiC 
25W GaN-
on-Si 
25 Si 
LDMOS 
Bias 
Condition 
VDS = 28 V, 
IDSq=140mA 
VDS = 28 V, 
IDSq=340mA 
VDS = 47 V, 
IDSq=180mA 
VDS = 28 V, 
IDSq=450mA 
VDS = 28 V, 
IDSq=450mA 
VDS = 50 V, 
IDSq=450mA 
Cpg (pF) 0.1507 0.1145 0.095 0.1861 0.2534 - 
Cpd (pF) 0.1507 0.1145 0.095 0.1861 0.2534 - 
Ls (nH) 0.06975 0.039 0.05384 0.03422 0.0759 0.03001 
Ld (nH) 0.911 0.6215 0.7038 0.4640 0.5273 0.03719 
Lg (nH) 1.147 0.6505 0.6644 0.4958 0.5926 0.0475 
Rs (Ω) 0.05 0.01435 0.002 0.0017 0.01 0.045 
Rd (Ω) 3.04 1.43 1.641 1.1358 0.761 1.497 
Rg (Ω) 2.86 1.33 0.874 0.8041 0.569 0.646 
Cgd (pF) 0.2008 0.3339 0.596 0.588 0.7541 0.1069 
Cds (pF) 0.9 1.570 1.14 2.692 3.005 14.38 
Cgs (pF) 6.94 7.190 6.75 14.17 12.38 24.68 
gm (S) 0.294 0.623 0.537 1.332 1.005 0.486 
gds (S) 0.007 0.007 0.005 0.015 0.015 0.003 
Ri  0.003 0.006 0.001 0.0042 0.03 - 
Rgd 0.0001 0.00012 0.0007 0.0004 0.0017 - 
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Figure 4.57: Comparison of extracted pad capacitance values for RFHIC RT233, Cree CGH40010, 
Mitsubishi MGF0843G, Cree CGH40025, and Nitronex NPTB00025. 
It can be seen from Table 4.17 and Figure 4.57 that, except the devices from the same 
manufacturer, the pad capacitance values do not show any clear relationship with the 
output power. This can be attributed to the fact the different manufacturers implement 
different layouts for the bond pads.  
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Figure 4.58: Comparison of extracted inductance values for RFHIC RT233, Cree CGH40010, 
Mitsubishi MGF0843G, Cree CGH40025, Nitronex NPTB00025 and Freescale MRFE6VS25 
Figure 4.58 shows the extrinsic inductance values of all six devices. The package of 
the device as described in Section 4.6.1 and mutual inductance greatly influence the 
parasitic drain and gate inductance values. The source inductance depends on the 
connection to the back side of the die. The connection is established using through-via 
in GaN HEMT and source sinker diffusion in LDMOS. Therefore, the inductance 
values do not show any strong relationship with the output power as the devices use 
different packages.  
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Figure 4.59: Comparison of extracted resistance values for RFHIC RT233, Cree CGH40010, 
Mitsubishi MGF0843G, Cree CGH40025, Nitronex NPTB00025 and Freescale MRFE6VS25. 
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Figure 4.59 shows the extrinsic resistance values of all six devices. The gate periphery, 
which is the total size of the FET, is larger in high output power devices and values of 
many parameters are directly influenced by it. The drain (Rd) and source (Rs) 
resistances or the access resistance generally display an inverse relationship with the 
gate periphery. The gate resistance due to Schottky contact depends on the number of 
gate fingers since Rg ∝ 1/number of fingers.  
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Figure 4.60: Comparison of extracted intrinsic capacitance values for RFHIC RT233, Cree CGH40010, 
Mitsubishi MGF0843G, Cree CGH40025, Nitronex NPTB00025 and Freescale MRFE6VS25. 
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Figure 4.61: Comparison of extracted transconductance values for RFHIC RT233, Cree CGH40010, 
Mitsubishi MGF0843G, Cree CGH40025, Nitronex NPTB00025 and Freescale MRFE6VS25. Not just 
the peak but the width is also important for the linearity.  
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Figure 4.62: Comparison of extracted output conductance values for RFHIC RT233, Cree CGH40010, 
Mitsubishi MGF0843G, Cree CGH40025, Nitronex NPTB00025 and Freescale MRFE6VS25. 
It can be seen from Figures 4.60 - 4.61 that for the GaN HEMT devices the intrinsic 
parameters in general exhibit an increasing trend as the output power increases. Since 
capacitance is proportional to the area, its value increases with gate periphery which 
is larger for device with higher output power. The total charge in the 2DEG also 
increases with device width. Due to a larger number of charge accumulation, a high 
power GaN HEMT has a low drain-to-source on-resistance (Rds). Therefore, the output 
conductance (gds), which is the reciprocal of the drain-to-source on-resistance (gds = 
1/Rds), increases as the output power increases. The relationship between 
transconductance, a measure of how well the drain current is controlled by the gate 
voltage, and the output power is not so straight forward. The transconductance value 
of 25W HEMT from Cree is 1.332 S; this is twice of 0.623 S, the value of gm in 10W 
HEMT from the same manufacturer. However, the 25 W transistors exhibit different 
transconductance values at the same quiescent current of 450 mA. The 25 W GaN-on-
SiC HEMT has the highest current and transconductance values. The 25 W Si LDMOS 
shows higher drain current than the 25 W GaN-on-Si HEMT, but a lower value of 
transconductance. These results show that the device technology highly influences the 
extent to which the gate voltage can control the drain current. The effects of scaling 
can be observed clearly in the 10 W and 25 W GaN-on-SiC HEMTs since these two 
devices are from the same manufacturer. The GaN devices have much smaller on-
resistance which results in higher output conductance compared to Si LDMOS and 
thus have higher output conductance. 
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Compared to the GaN devices with similar output power, the 25W Si LDMOS has 
higher values of Cgs and Cds and lower value of Cgd. The capacitances in the GaN 
HEMT have been described in Section 4.3. Figure 4.62 shows the capacitances in a 
silicon LDMOS as described by G. Cao et al. [4.20].    
 
Figure 4.62: Capacitances in a silicon LDMOS. 
The gate-to-source capacitance depends on the gate-to-channel capacitance between 
the gate and source (Cgs1), the overlap capacitance between gate and source diffusion 
(Cgs2), and the parasitic capacitance between gate and field plate (Cgsp.)  
gspgsgsgs CCCC  21   (4.73) 
The Cgs in the Si LDMOS is strongly influenced by the silicon dioxide and spacer 
technology at the gate. The large overlap of gate and source diffusion contributes to 
the large value of the Cgs in Si LDMOS. The drain-to-source capacitance Cds in Si 
LDMOS can be primarily attributed to the junction capacitances between the p- epi 
layer and the heavily doped drain and light doped drift region. It also has a parasitic 
capacitance between drain and field plate (Cgsp.) 
dspdsdsds CCCC  21   (4.74) 
The capacitances Cds1 and Cds2 are absent in GaN HEMT and this results in the lower 
value of Cds compared to Si LDMOS. The feedback capacitance, Cgd, in LDMOS is 
defined by the oxide capacitance of gate-LDD overlap (Cgd1) and the capacitance 
between gate and drift region (Cgd2) which depends on the doping of the drift region 
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and bias condition [4.20], [4.21]. Since these capacitances are in series, the total 
feedback capacitance in Si LDMOS is given by: 
21
21
gdgd
gdgd
gd CC
CC
C


   (4.75) 
Reduction of gate and LDD overlap and light doping in the drift region leads to small 
values of Cgd2 and Cgd3 and the feedback capacitance is decreased [4.21]. The shield 
over the gate prevents interaction between the gate and the drain and helps to keep the 
feedback capacitance low. It can be mentioned that most of the commercially available 
GaN HEMT devices now use SiNx for passivation which has high dielectric constant 
that can further increase the parasitic capacitance [4.22], [4.23] in these devices. 
However, the source-terminated field-plate prevents the interaction between gate and 
drain/source and eliminates such parasitic capacitance. 
The parameters values are first extracted and then optimized to achieve a good fit of 
the simulated S-parameter to measured data. Although the optimization algorithm 
always aims to minimize the total error, the maximum obtainable accuracy is limited 
by the numerical calculation. Therefore, errors can be introduced by the extraction 
procedure and optimization algorithm, and can affect the accuracy of the analytic 
approach. The effects of parameter values on the calculated optimum impedance 
values and RF performance are studied using analytic expressions and are presented 
in Chapter 5.  
4.8  Summary 
In this chapter, the errors involved in the measurements and various correction 
procedures are discussed. A TRL calibration kit is designed and implemented to 
measure the S-parameters up to 8 GHz. A parameter extraction method, which is a 
combination of several techniques, is presented to construct a small-signal model. The 
obtained parameter values are then validated for commercial RF devices via a 
comparison of measured and simulated s-parameters of the small-signal models. In 
this chapter, new models for the Mitsubishi MGF0843G and RFHIC RT233 are 
proposed due to lack of accuracy and unavailability of the models respectively.  The 
relationships among the device technology, output power and the parameter values of 
the equivalent circuit model are also studied by comparing the extracted values for the 
GaN HEMT and Si LDMOS devices rating from 2 W to 25 W. Peculiar scaling trends 
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are evident from described characteristics. This is a first comprehensive comparison 
such parts and technologies to our knowledge.  
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Chapter 5 
New Analytical Approach to Large-Signal 
Modelling of Class AB RF Power Amplifier 
Considering Elements of Package and 
Validation of Analytic Approach via 
Measurements 
Abstract 
New analytical expressions are derived from the equivalent circuit lumped element model 
considering package parasitic in chapter 4. This chapter focuses on establishing the accuracy 
and validity of the analytic approach in obtaining the optimum impedance values to design 
linear radio frequency power amplifiers (RF PAs) and analysing the RF performance. The 
accuracy of the method at different bias conditions, optimization criteria and high frequency 
is first validated via HB simulation. The accuracy is then evaluated for 25 W GaN HEMT 
based linear RF PAs at the frequency of 3.25 GHz for the first time with experimental results. 
The RF PA built using the calculated impedance values from the analytic approach 
demonstrates an average of 2 dB higher power gain, 1.3-1.8 dB higher output power at P1dB 
and 8-13% higher efficiency in comparison to the amplifier designed using impedances 
predicted by the vendor model. The error margin for measured results for power gain, P1dB 
and PAE compared to prediction are reduced to -2.7%, -8.2% and 10.5% from -34%, -12.8% 
and -54% respectively in comparison to results from HB simulation using the vendor model. 
The effects of nonlinear input capacitance and package parasitic along with equivalent circuit 
parameter values and I-V characteristics on the analytically calculated impedance values and 
RF performance are examined. 
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5.1 Introduction 
An RFPA is designed by realizing input and output matching networks to present 
optimum source and load impedances to the transistor to ensure the maximum power 
transfer from the source to the input of the transistor and from the output of the 
transistor to the load. Therefore, choosing the optimum impedance values is 
significant for the performance of RF power amplifiers. Designers often use various 
optimization criteria of maximum linearity, power gain or power added efficiency, in 
order to meet required specifications. Conventionally load-pull/source-pull with 
impedance tuners or large-signal models in harmonic balance (HB) simulation are 
used to obtain the optimum impedance values. As a simple and quick alternative to 
these methods, the analytical approach was developed [5.1] – [5.3] to design the RFPA 
and to predict the RF performance. In this method, analytical expressions are derived 
from the equivalent circuit model of the transistor and used for the calculation of 
optimum load and source impedances, output and input power, power gain and 
linearity.  
In this chapter, validation of the analytical approach to calculate the optimum 
impedance values and to predict RF performance is demonstrated. Harmonic balance 
(HB) technique and analytic approach are described first. Since commercial RF 
transistors are available in different packages and the parasitic elements introduced by 
the package affects device performance, new analytical expressions are derived based 
on a 19-element model considering the package parasitic as shown in Figure 4.25 in 
Chapter 4. The analytic approach is then extended by proposing a method to optimize 
the impedance values for different criteria popularly used by designers, viz. maximum 
power gain, linearity and efficiency. The accuracy of the analytic approach is first 
verified via HB simulations. Then the measured results for three prototype RF power 
amplifiers designed at a high frequency of 3.25 GHz using 25 W GaN HEMT devices 
are used as another benchmark to evaluate the validity of analytic approach. The 
unique advantage of the analytical approach is to directly link the device performance 
to its extrinsic and intrinsic elements of the equivalent circuit model and thus to its 
physical structure. The uncertainty and error introduced from measurement, 
characterization and assumptions can introduce errors and inaccuracy in the calculated 
results. Using the analytic approach, the effects of various sources of error are studied.  
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5.2 Harmonic Balance Technique 
Prototyping an RFPA is an expensive affair. Therefore, designers require the support 
of simulation tools to minimize errors, reduce costs and accelerate the design process. 
In the early days of nonlinear circuit analysis, time-domain simulation tools such as 
SPICE were the primary choice for nonlinear circuit simulation. However, this method 
becomes inefficient for highly nonlinear circuits at high frequency. In order to find a 
solution, the unknown voltages at nodes and branch currents in a circuit are often 
sampled thousands of times which requires a lot of computer memory and time.  
Designers use capacitors to block the DC at the RF input and output ports and 
inductors to choke the RF signal off from the DC bias networks. Such components 
usually have high quality factor. In order to obtain the transient response of these 
elements, the simulation must run for thousands of cycles. Simulating distributed 
circuit elements in time-domain is also ineffective and unreliable. In RF and 
microwave applications, multi-tone simulation is a very common practice, and this has 
been proven to be troublesome to manage in time-domain simulators. In addition, the 
nonlinearity leads to the creation of components at harmonic frequencies and 
intermodulation distortion. Therefore, the simulator should have a time step 
appropriate for the highest frequency and at the same time, also for the lowest 
frequency. All these short-comings can be overcome by harmonic balance (HB) 
simulations. 
 
Figure 5.1: The principle of HB simulation.  
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The harmonic balance (HB) approach is a powerful frequency-domain technique that 
uses numerical mathematics to analyse a high frequency nonlinear system and obtain 
its steady-state response directly. The principle behind HB simulation is to partition 
the circuit into two interconnecting subcircuits as illustrated in Figure 5.1. One 
subcircuit contains the linear elements and the second incorporates nonlinear 
components. Here, ωk is the set of frequencies being considered in the analysis.  
The HB approach is an application of Kirchhoff’s current law (KCL) which states that 
the sum of current at all nodes should be zero. The currents of the linear subnetwork 
are obtained from the relationships of the signal voltages (Vs1 (ωk), Vs2 (ωk) ……. VsN 
(ωk)) and the admittances or Y-parameters. In a HB simulator these voltages are 
known, and hence the current for the linear subcircuit (I1,L (ωk), I2,L (ωk), ……, IN,L 
(ωk)) can be easily computed. In the frequency domain formulation of the circuit 
equations, the unknown voltage waveforms of the interconnecting ports (V1 (ωk), V2 
(ωk), ……., VN (ωk)) are represented in their phasor forms at each of the frequency. 
Using inverse Fourier transform, the voltage waveforms are then converted from the 
frequency-domain into time-domain. The nonlinear network currents are calculated in 
the time-domain and converted back to frequency-domain using Fourier transform. 
The sum of linear and nonlinear currents is checked to satisfy the KCL. Therefore, the 
goal of the analysis in HB simulation is finding a set of voltage phasors so that 
Kirchhoff’s laws satisfied at each of the interconnecting ports, i.e.:   
Find:       kNkk VVV  ,,........., 11     (5.1) 
So that:    kNLkL II        (5.2) 
A solution is found if the currents for the linear and nonlinear sub-circuits are same or 
in other words, balanced at each harmonic frequency. This is why this method is called 
harmonic balance technique. The goal is usually never met at the first attempt, and 
therefore several iterations and an optimization method is employed to adjust the 
voltages and currents. An error function (ε) is used to calculate the margin of error in 
KCL. Typically, in HB simulation, a solution is obtained when the value of this error 
function becomes very small for each interconnecting port.  
    desiredkNLkL II       (5.3) 
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At this point the simulation is considered to be converged and the corresponding 
voltages and currents are the steady-state solution of the nonlinear system.  
Although an infinite number of harmonics can be considered in HB, for practical 
purpose a limited number of harmonics are considered taking computation time and 
power into account. However, insufficient number of harmonic components, 
especially for highly nonlinear circuit such as an RFPA operating in gain compression, 
affects the accuracy of the solution. In addition, this can lead to convergence problem. 
Typically, the designers consider up to 7th to 9th harmonic components as a trade-off 
between accuracy, computation time and resources. The optimization method used can 
be another source of inaccuracy and convergence problem in HB simulation.  
It has to be mentioned that the nonlinear device models used for RF PA design are a 
very common source of convergence problem in HB simulation. Generally, this 
difficulty arises from the discontinuities in the model equations and their derivatives, 
incorrectly entered or extracted parameter or coefficient values.  
5.2.1 Load-pull and Source-pull Simulations and Designing RFPAs for 
Different Criteria  
The optimum impedance values to design an RF PA using a transistor can be 
determined from load-pull and source-pull simulations in a HB simulator such as ADS 
using the large-signal model of the device. 
Desired Load Tuner Coverage
 
Figure 5.2: Schematic diagram of a load-pull simulation in ADS. 
In a load-pull simulation, the impedance at the output is tuned by sweeping the load 
reflection coefficients in a desired region in the Smith chart, as displayed in Figure 
5.2, at a constant available source power for defined frequency and bias voltages. The 
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contours of equal delivered power and power-added-efficiency are generated on the 
Smith chart as shown in Figure 5.3.  
ZL,opt (PAE)
  
 PAE Contours
 Power Delivered Contours
ZL,opt (P1dB)
 
Figure 5.3: Power-added-efficiency (PAE) and power delivered contours obtained from load-pull 
simulation in ADS. 
Since the input power remains constant, this means that the variations of the delivered 
power or PAE are due to the variations of just the load impedance. An impedance is 
considered as optimal when the delivered output power or the power-added-efficiency 
is maximum. It can be observed that the maximum delivered power and maximum 
PAE are obtained at different impedance values. The optimum load impedance value, 
ZL,opt, for maximum linearity and PAE can be obtained from the power delivered or 
PAE contours respectively. The optimum load impedance value for maximum gain is 
obtained from the delivered power contour with the source power set to the small-
signal power level which is typically less than 10 dBm. In the next step, the optimum 
source impedance, ZS,opt, is determined in a similar procedure where the value of the 
source impedance is tuned while the optimum load impedance determined in the 
previous step is set at the load termination. 
Once the optimum impedance values are obtained, the matching network circuits are 
designed in ADS and the RFPA is simulated to predict the gain, output power and 
power-added-efficiency.  
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5.3 Analytic Approach 
In 1983, Cripps [5.4] first analytically showed the impact of load impedance on load-
pull contours and also demonstrated that simple equations could lead to good 
agreement with experiment. As described in Chapter 2, the load line match is a 
practical solution to obtain the maximum power from an amplifier by selecting a value 
of load resistance that allows maximum voltage and current swing within the limit of 
the transistor.  
 
Figure 5.4:  Load line for a Class-AB amplifier.  
Figure 5.4 shows the load line corresponding to maximum linear power for a class-
AB amplifier. This value of optimum load resistance (Ropt) can be calculated from the 
following equation: 
  
 

sin
2/cos1


xma
xma
opt I
V
R     (5.4) 
Where α is the conduction angle and can be determined from: 









 
xmaDSq
DSq
II
I1cos2     (5.5) 
Here, IDSq is the drain quiescent current and Imax is the amplitude of the drain current 
at VGS = VGS,max and VDS = Vknee, where VGS,max is the maximum gate voltage allowed 
for the device and Vknee is the knee voltage. The term Vmax is the maximum voltage 
swing and is defined as the following: 
 kneeDSqxma VVV  2       (5.6) 
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Here VDSq is the drain quiescent voltage. It can be seen from (5.6) that the maximum 
voltage swing is primarily limited by the knee voltage and not by the breakdown 
voltage (VBr) of the device since VBr is typically more than twice the VDSq. Therefore, 
the value of Vknee has to be obtained first in order to determine the load line and the 
optimum value of Ropt. It is defined as the drain-to-source voltage at which the device 
delivers the maximum linear output power. As shown in [5.2], it can be calculated 
numerically from (5.7): 
   kneexmaGSkneeDSqxmaxmaxmaLIN VVfVVIVP ,4
1
8
1
,,   (5.7) 
Utilizing this load line concept, the authors in [5.1] – [5.3] derived analytical 
expressions based on a lumped element model of the device to obtain the optimum 
impedance values and RF performance. The basis of this method are a set of derived 
expressions describing the input and output voltages and currents of small-signal 
equivalent circuit model extracted from measured S-parameters and the Fourier 
transform of these waveforms.  
According to the load line concept, the optimum load resistance Ropt is imposed on the 
intrinsic current generator. However, the measured I-V characteristics is always at the 
external terminals of the device. This extrinsic drain current IDS,ext is different from the 
intrinsic current IDS,int since it includes the effect of resistances Rg, Rd, Rs and Rds. In 
analytic approach, the measured I-V curves are used directly in the analysis to obtain 
the load line.  
 
Figure 5.5: Equivalent circuit model to extract the intrinsic I-V characteristics from the measured I-V 
curves at the extrinsic plain.  
 
ds
sdextDSDS
extDS
ds
DS
extDSRdsextDStinDS R
RRIV
I
R
VIIII

 ,,,,,
'
 (5.8) 
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Equation (5.8) derived from the circuit in Figure 5.5 allows to obtain the intrinsic I-V 
characteristics from the extrinsic measured I-V curves. 
Figure 5.6 shows the drain-to-source current of Cree CGH40025, a 25 W GaN-on-SiC 
HEMT, at the intrinsic current generator after the extrinsic and intrinsic resistors are 
de-embedded using (5.8) from the output drain current measured at the extrinsic device 
plain. 
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Figure 5.6: Extrinsic and intrinsic output drain current of the 25 W GaN-on-SiC HEMT (Cree 
CGH40025). 
It can be observed from Figure 5.6 that the difference between the output current at 
the intrinsic current generator and extrinsic measurement plain is not significant.  
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Figure 5.7: Simulated extrinsic and intrinsic output drain current of the 25 W GaN-on-SiC HEMT 
(Cree CGH40025) using the vendor model. 
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These simulated extrinsic and intrinsic I-V characteristics using the large-signal model 
provided by the vendor also do not show any difference as displayed in Figure 5.7. 
This validates the assumption of imposing optimum load (Ropt) on the current 
generator using the measured I-V characteristics in the analytic approach. 
The difficulty and inaccuracy of reproducing the device characteristics with complex 
equations or a large number of parameter values or optimizing a lot of fitting 
coefficients is also avoided. Although this can be considered simplistic, in practice, it 
is proven to be very effective in predicting the optimum impedance values and the RF 
performance up to 7.5 GHz as demonstrated in this chapter. In addition, the unique 
approach for correlating device or process technology to actual RF performance 
allowed by this method is a feature which is not possible via HB simulation.  
5.3.1 Optimization of Source and Load Impedances and Calculating RF 
Performance for Different Criteria  
The work so far has only been done to obtain the optimum impedance values and 
predict the RF performance for maximum linear output power. In this chapter, a 
method to determine the optimum load and source impedance values of a RF transistor 
for the criteria of maximum gain and maximum efficiency is proposed by extending 
the analytic approach.  
Maximum linearity and efficiency cannot be achieved at the same time because the 
optimum load resistance values for maximum efficiency and maximum linear output 
power are different. This trade-off can be attributed to the voltage and current swings 
at these different load resistances and corresponding output power and efficiency 
[5.4]. The voltage swing increases as the load resistance increases. On the other hand, 
the current swing decreases with increasing load resistance and becomes more and 
more bifurcated which leads to relatively low DC component. As a result, the 
amplifiers deliver higher output power at lower efficiency when the value of the load 
resistance is lower. At higher load resistance, the amplifier produces lower output 
power at higher efficiency. The optimization technique presented here is based on this 
principle.  
As shown in Figure 5.4, the load line connects the bias point (VDSq, IDSq) and (Vknee, 
Imax) point. The values of the (Imax, Vknee) point are swept while IDSq and VDSq are kept 
constant. This results in different values of Ropt calculated using (5.4). The maximum 
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values of voltage and current swings also change accordingly. The corresponding 
impedance values and RF performance are calculated analytically for each value of 
Ropt. Traditionally in order to achieve the maximum gain, the source and load 
impedance values are conjugate matched. In this work the load line theory has also 
been applied to determine the impedance values optimized for maximum power gain.  
5.3.2 New Analytic Expressions  
Figure 5.8 shows a small signal equivalent model of an RF power transistor including 
the package parasitic. The values of the lumped elements have been extracted and 
presented in Chapter 4. Cp1, Cp2g and Cp2d are the package parasitic capacitances. Rpg 
and Rpd and Lpg and Lpd are the package parasitic resistances and inductances 
respectively. Cpg and Cpd are the extrinsic gate and drain pad capacitances. Resistors 
Rg, Rd and Rs are the extrinsic gate, drain and source resistances. Inductors Lg, Ld and 
Ls are the extrinsic gate, drain and source inductances. The input, feedback and output 
capacitances are represented by Cgs, Cgd and Cds respectively. The forward 
transconductance and output conductance are represented by gm and gds.  
 
Figure 5.8: Equivalent circuit model for a GaN HEMT including matching impedances.  
Equations (5.9) - (5.12) are derived by analyzing the circuit in Figure 5.8. 
10516576607670 VVVVVVVinV     (5.9) 
767270 IIIinI        (5.10) 
302320 VVVloadV        (5.11) 
207232 IIIloadI        (5.12) 
As in [5.1] – [5.3], the optimum load impedance is obtained by presenting the optimum 
load line resistance (Ropt) to the current generator, which provides the following 
relationship: 
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optgsm RVgV 41      (5.13) 
Therefore, the input and load voltages and currents in (5.9) - (5.12) can be calculated 
as following: 
gsCgssgsgsCgsoptgsmgCgdgpggsCgsoptgsmgsCgdpgin V(Y Z))+VV)+YRVs+g(V((Y{Z+YCV)+YRV+g(V[Y=ZV 
gsmgsCgssgsgsCgsoptgsmgsCgdgoptgsmCdsoptdsgsmgsm V+gV(Y+ZV V)} +YRV+g(V{Y)}]+ZRVg-YRgV-gV+g 
)RVg-YRgV-g optgsmCdsoptdsgsm             (5.14) 
gsCgssgsgsCgsoptgsmgsCgdgCpggsCgsoptgsmgsCgdpggCpin V(Y+Z)) +VV)+ YRV+g(V((Y{Z+YV)+YRV+g(V[Y(Z = YI 2
gsmgsCgssgsgsCgsoptgsmgsCgdgoptgsmCdsoptdsgsmgsm V+gV(Y+Z+VV)} +YRV+g(V{Y)}]+ZRVg-YRgV-gV+g
)RV+g(V(Y(Z+YV)+YRV+g(V{Y[Z))+YsRVg-YRgV-g optgsmgsCgdgCpggsCgsoptgsmgsCgdpgCpoptgmCdsoptdsgsm 1
gsgsCgsoptgsmgsCgdgoptgsmCdsoptdsgsmgsmgsCgssgs +VV))+YRV+g(V(Y))}+ZRVg-YRgV-gV+gV(Y +Z+V
+(V{Y) +ZRVg+YRgV+gV-gV) +YRV+g(V(Y +ZRV+g gsCgdpdoptgsmCdsoptdsgsmgsmgsCgsoptgsmgsCgddoptgsm
optdsgsmgsmgsCgssCpdoptgsmCdsoptdsgsmgsmgsCgsoptgsm RgV-gV+gV(Y(Z-YRVg+YRgV+gV-gV)+YRVg
)}]RV- gRVg+YRgV+gV)-gV)+YRV+g(V(Y)-ZRVg-Y optgsmoptgsmCdsoptdsgsmgsmgsCgsoptgsmgsCgddoptgsmCds
gsmgsCgssgsgsCgsoptgsmgsCgdgCpggsCgsoptgsmgsCgd V+gV(Y+ Z+VV)}+YRV+g(V{Y[Z+YV)+YRV+g(V+Y
)]RVg-YRgV-g optgsmCdsoptdsgsm                  (5.15) 
gsmgsCgsoptgsmgsCdsdoptgsmCdsoptdsgsmgsmgsCgssload V-gV)+YRV+g(V{Y)-ZRVg-YRgV-gV+gV(Y = ZV
optdsgsmgsmgsCgsoptgsmgsCgdpdoptgsmoptgsmCdsoptdsgsm RgV+gV-gV)+YRV+g(V[Y-ZRV}-gRVg+YRgV+g
)RV+g(V(Y) -ZRVg-YRgV-gV+gV(YZ-YRVg+Y optgsmgsCgddoptgsmCdsoptdsgsmgsmgsCgssCpd{optgsmCds
}]RV)-gRVg+YRgV+gV-gV+Y optgsmoptgsmCdsoptdsgsmgsmgsCgs   (5.16) 
gsmgsCgsoptgsmgsCdsdoptgsmCdsoptdsgsmgsmgsCgssdCpload V-gV)+YRV+g(V{Y)-ZRVg-YRgV-gV+gV(Y (Z = YI 2
optdsgsmgsmgsCgsoptgsmgsCgdpdoptgsmoptgsmCdsoptdsgsm RgV+gV-gV)+YRV+g(V[Y-ZRV}-gRVg+YRgV+g
)RV+g(V(Y) -ZRVg-YRgV-gV+gV(Y{Z-YRVg+Y optgsmgsCgddoptgsmCdsoptdsgsmgsmgsCgssCpdoptgsmCds
}])RV)-gRVg+YRgV+gV-gV+Y optgsmoptgsmCdsoptdsgsmgsmgsCgs    (5.17) 
Where: YCgs = jωCgs,  YCgd = jωCgd , YCds= jωCds, YCp1= jωCp1 ,YCp2g= jωCp2g , YCp2d= 
jωCp2d ,YCpg = jωCpg  and YCpd = jωCpd  respectively and Zpg = Rpg + jωLpg, Zpd = Rpd 
+ jωLpd, Zs = Rs + jωLs, Zg = Rg + jωLg and Zd = Rd + jωLd.  
The values of optimum source and load impedances are obtained by (5.18) and (5.19): 




in
in
source I
V
conjZ     (5.18) 
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load
load
load I
V
Z       (5.19) 
The input and output powers are calculated using the following equations: 
  ininin IconjVP  Re2
1    (5.20) 
  loadloadout IconjVP  Re2
1   (5.21) 
The power gain is then calculated from the ratio between Pout and Pin.  
Analytic Expressions Without Package Parasitic 
Although the RF transistors are commonly available in three-terminal packages; 
however, in case of most commercial transistors, the package models are not easily 
available. Therefore, another set of expressions (5.22) - (5.25) are deprived without 
considering the package parasitic in the equivalent circuit model. 
)optRgsVmgCds-YoptRdsggsVm-ggsVm+ggsVCgs(Ys+ZgsV gsVCgs)} +YoptRgsVm+ggs(VCgd{Yg=ZinV 
   
(5.22) 
gsmgsCgssgsgsCgsoptgsmgsCgdgCpggsCgsoptgsmgsCgdin V+gV(Y+ Z+VV)}+YRV+g(V{Y[Z+YV)+YRV+g(V =YI
)]optRgsVmgCds-YoptRdsggsVm-g
                 
(5.23) 
gsCgssoptgsmoptgsmCdsoptdsgsmgsmoptgsmgsCgddload V{YZ}RV}-gRVg-YRgV-gV)+gRV+g(V{-Y = ZV 
}optRgsVmgCds-YoptRdsggsVm-ggsVmg
  
(5.24) 
gsVm+ggs(VCgd{-Yd[ZCpdYoptRgsVmgCds+YoptRdsggsVm+ggsVm)-goptRgsVm+ggs(VCgd =YloadI 
}]RVg-YRgV-gVgV{YZ}RV}-gRVg-YRgV-gV+g optgsmCdsoptdsgsmgsmgsCgssoptgsmoptgsmCdsoptdsgsmgsm     (5.25) 
5.3.3 Non-linear case 
The device output current (Ids) can be described as: 
gsmds VgI       (5.26) 
However, in practice, neither is transconductance a constant, nor the drain current has 
a linear relationship with the input signal at the gate for a real transistor as seen in 
Figure 5.9 from the measurements of the 25 W GaN-on-SiC HEMT (Cree 
CGH40025).   
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Figure 5.9: Drain-to-source current and transconductance in cases of an ideal transistor and the 25 W 
GaN-on-SiC HEMT (Cree CGH40025). 
Therefore, based on the relationship in (5.26), the expressions in (5.14) - (5.17) and 
(5.22) – (5.25) are only valid at small-signal. To determine the power gain at large 
signals, the nonlinear characteristic of the output current needs to be taken into 
account. Following the method developed by Fioravanti et al. in [5.2], the fundamental 
component of the current Igen is determined by the Fourier transform of the output 
current waveform (Igen,wave). The output current waveform Igen,wave is defined as: 
  tVVII gsGSqoutwavegen ,      (5.27) 
Where Iout is the device output characteristic along the load line, VGSq is the gate bias 
voltage and Vgs (t) is the input RF signal at the gate. The term gmVgs is then replaced 
by Igen in (5.14) - (5.17) and (5.22) - (5.25).  
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Figure 5.10: Calculated fundamental component of the current generator as a function of input signal.  
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When the input signal power increases, the value of the current component at the 
fundamental frequency starts to saturate as shown in Figure 5.10. This allows to 
predict the device performance at large-signal operation. 
5.3.4 Calculating the Efficiency  
The DC component of the current can also be determined from the RF current 
waveform at the load using Fourier analysis as described by Cripps in [5.4]. By 
following that concept, the DC component (IDC) is determined by using the following 
equation: 
   
 2/cos1
2/cos2/sin2
2
,


 
 wavegenDC
I
I    (5.28) 
The DC power is then calculated using (5.29): 
DCDSqDC IVP        (5.29) 
The power-added efficiency (PAE) is then calculated by using the following equation: 
DC
inout
P
PP
PAE
       (5.30) 
5.4 Methods of Validation of Analytic Approach 
Statistician George Box once said “essentially, all models are wrong, but some are 
useful” [5.5]. The validity of a model depends on its usefulness within the range of 
intended application. The validation of any model or technique need to be performed 
to determine the degree of accuracy with which it depicts the real device in a specified 
application. From the perspective of a modelling engineer, it helps to establish 
confidence in measurement, characterisation, extraction and any assumption made 
during the construction of the model. It can also help to make further necessary 
improvements of the model. From the perspective of an RFPA designer, the validation 
gives confidence in the credibility of the model in calculating the optimum impedance 
values and predicting the performance at a desired condition.  
The results obtained from any method depends on the implemented technique; and the 
inherent limits of the procedure always introduce errors to the solution. The analytic 
approach uses DC or static load line in the analysis which assumes pure resistive load 
is presented to the current generator and calculates the optimum impedance values and 
the small-signal and large-signal RF performances.  
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Figure 5.11: DC load line and load cycles of an RFPA as a function of input RF signal when the load 
and source impedance values are optimized for maximum linearity. 
However, for an RF input signal, the drain current and voltage deviate from this ideal 
load line and a dynamic load line or more precisely, a load cycle is the realistic 
situation. At small-signal power level, the load cycle is elliptical along the DC load 
line around the bias or quiescent point of the amplifier. As the input power increases, 
the dynamic load line deviates more and more from the DC load line. At large-signal, 
the load cycle starts to clip severely due to the current limitation of the transistor as 
shown in Figure 5.11. This can affect the accuracy of the analytic approach in 
predicting the large-signal performance. 
The small-signal s-parameters verification of the extracted equivalent circuit models 
have already been presented in Chapter 4. In this chapter, the accuracy of analytic 
approach based on the model to obtain the optimum impedance values and to predict 
the large-signal performance are evaluated via HB simulation and experimental 
results.   
5.4.1 Harmonic Balance Simulation 
Harmonic balance simulations in ADS are used as the first benchmark to validate the 
calculated optimum impedance values and RF performance using the new analytic 
expressions. The accuracy of the method is evaluated at different bias conditions, at 
different optimization criteria and frequencies.  
In order to perform HB simulations using the equivalent circuit lumped element 
model, the nonlinear current generator has been modelled using a 2-port symbolically-
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defined device (SDD) in ADS as shown in Figure 5.12. The SDD is an equation-based 
component that allows defining non-linear components such as the current generator 
by describing the relationship between the gate and drain voltages and the drain 
current. The measured IDS-VGS extracted along the load line is fitted using a 
polynomial equation of 11th order.  
11
11
2
210 ......... GSGSGSDS VCVCVCCI    (5.31) 
The coefficients (C0, C1, …, C11) can be easily determined using polynomial curve 
fitting. The range of gate voltages is divided into two regions and corresponding 
coefficients are applied in order to achieve excellent match between measurement and 
model. The implementation of this nonlinear current generator model has been done 
in collaboration with Nagaditiya Poluri. 
 
Figure 5.12: Schematic diagram of the large-signal model used in harmonic balance simulation in 
ADS. 
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Figure 5.13: IDS-VGS and gm-VGS curves for Cree CGH40025 obtained from measurement (line) and 
simulation (symbol) using the model in Figure 5.12. 
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Figure 5.13 shows the measured and simulated IDS-VGS and gm-VGS curves for the Cree 
CGH40025. The optimum load and source impedances are first obtained from HB 
simulation and analytic approach using the methods described in Sections 5.2.1 and 
5.3.2 respectively. In order to evaluate the accuracy of the analytic approach in 
predicting the RF performance, RF PAs are simulated in ADS and the performance is 
compared with analytically calculated results using identical values of the extracted 
parameters and nonlinear current generator in both approaches.   
5.4.2 Measurement of Prototype RF Power Amplifiers 
As the second benchmark to evaluate the accuracy of analytic approach, experimental 
results of three prototype RFPAs, designed using the 25 W Cree and Nitronex 25 W 
GaN HEMT devices, are used. A Class AB power amplifier is designed with the Cree 
CGH40025, a 25 W GaN-on-SiC HEMT, using the optimum impedance values 
obtained from the analytical expressions. The 25 W GaN-on-Si based Class-AB 
RFPAs are designed using two different sets of impedance values: one calculated 
using the analytic expressions, and the second obtained from HB simulations using 
the vendor supplied model. The layouts for the input and output matching networks 
are designed on a Rogers RO4350 hydrocarbon ceramic laminate. The low dielectric 
loss of 0.0031 and 0.0037 at high frequencies such as 2.5 GHz and 10 GHz 
respectively makes this material suitable for designing RF PAs at the operating 
frequency of 3.25 GHz. Figure 5.14 shows two prototype power amplifiers designed 
using the 25 W Cree and Nitronex GaN HEMTs.  
  
Figure 5.14: Photographs of prototype amplifiers using Cree CGH40025 (left) and Nitronex 
NPTB00025 (right). 
Chapter 5 
150 
 
 
Figure 5.15: The set-up for large-signal measurement of the prototype amplifiers. 
Figure 5.15 shows the setup for large-signal measurement of the prototype amplifiers. 
Since the signal generator can produce a maximum output power of 17 dBm, a driver 
amplifier is used to push the prototype RFPA into compression to measure the output 
power at 1-dB gain compression and maximum efficiency. The driver amplifier is 
HMC1086 from Hittite Microwave Corporation, a 25 W GaN-based PA with a small-
signal gain of 22 dB in the frequency range of 2 – 3.5 GHz.  The output from the RFPA 
is reduced with a 30 dB attenuator before measuring with the power sensor and power 
meter to protect the instruments.   
5.5 Validation of Analytic Approach via HB Simulation  
5.5.1 At Different Bias Points 
The verification of the analytic approach is carried out to evaluate its accuracy by 
comparing the calculated results from analytical approach with the HB simulation in 
ADS for the Cree CGH40025 at different biases varying from mid Class-AB (IDSq = 
450 mA) to deep Class-AB (90 mA). The IDS-VGS characteristic is extracted along the 
load line for each bias points from the IDS-VDS characteristics. A small step size of 0.1 
V for the gate voltage is used to obtain the output characteristics as accurately as 
possible near the threshold voltage where very small currents are involved.  
Figure 5.16 shows the delivered power contours from the load-pull and source-pull 
simulations in ADS and a comparison of analytically calculated and simulated 
optimum impedance values for maximum P1dB for the Cree CGH40025 as the 
quiescent bias current is changed from 90 mA to 450 mA. 
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Figure 5.16: Delivered power contours from the load-pull and source-pull simulations in ADS and 
comparison of analytically calculated and simulated optimum impedance values for maximum P1dB 
for the Cree CGH40025 at VDS = 28 V and IDSq = 90 mA, 250 mA and 450 mA.  
Figure 5.16 shows that the optimum impedance values calculated using the analytic 
expressions in all three bias points are on contours which are less than 0.5 dBm lower 
than the maximum delivered output. It can be seen that the analytic expressions allow 
to calculate optimum impedance values with good precision.  
In order to evaluate the accuracy of analytic approach in predicting the RF 
performance, RF PAs are simulated in ADS and the performance is compared with 
analytically calculated results. The values of impedances and RF performance are 
summarised in Figure 5.17 and Table 5.1. 
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Figure 5.17: Comparison of simulated and calculated power gain and output power versus input power 
using (5.22) – (5.25) for Cree CGH40025 at VDS = 28 V, Frequency = 3.25 GHz and at different bias 
points of IDSq = 90 mA, 250 mA and 450 mA when source and load impedances are optimized for 
maximum linearity. 
Table 5.1 Comparison of analytically calculated and HB simulated impedance values and RF 
performance of Cree CGH40025 at VDS = 28 V, Frequency = 3.25 GHz and at different bias 
points of IDSq = 90 mA, 250 mA and 450 mA. 
 HB Simulation Analytic Approach 
90 mA 
Zsource (Ω) 1.84 – j*7.0 2.14 – j*7.00 
Zload (Ω) 7.45 – j*2.03 7.31 – j*0.65 
Gain (dB) 13.44 13.92 
P1dB (dBm) 43.05 44.22 
PAE (%) 49.61 46.91 
250 mA 
Zsource (Ω) 1.88-j*6.96 2.24 – j*7.31 
Zload (Ω) 6.63-j*0.41 6.72 - j*0.17 
Gain (dB) 14.37 14.63 
P1dB (dBm) 41.82 42.57 
PAE (%) 48.02 44.04 
450 mA 
Zsource (Ω) 1.84-j*7.0 2.20 – j*7.40 
Zload (Ω) 6.62+j*0.06 5.90 + j*0.18 
Gain (dB) 14.69 14.72 
P1dB (dBm) 41.09 41.23 
PAE (%) 45.90 40.52 
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The results show that the maximum errors for analytic approach in predicting the 
power gain and P1dB compared to the results from HB approach using identical 
parameters (as opposed to the predictions from the vendor model) are 3.5%, 1.81%, 
0.20% and 2.7%, 1.79%, 0.34% respectively for 90 mA, 250 mA and 450 mA. The 
accuracy at 90 mA in predicting the power gain and P1dB is lower than 250 mA and 
450 mA. The maximum error in the calculated power-added-efficiency is 5.44%, 
8.29% and 11.72% respectively for 90 mA, 250 mA and 450 mA.  
The results show that analytic approach can accurately calculate the optimum 
impedance values for all bias conditions. However, the prediction of RF performance 
shows higher percentage of error as the gate bias voltage moves towards the threshold 
voltage. In most cases, the large-signal model provided by the vendors shows higher 
percentage of error between simulation and measurement, especially for power gain 
and efficiency. Therefore, considering the value of maximum error in prediction, it 
can be said that the analytical expression can yield reasonably accurate prediction of 
performance from Class-AB to deep Class-AB. 
5.5.2 For Different Optimization Criteria 
In this section, the validity of analytic approach to calculate the optimum impedance 
values and RF performance at different criteria of maximum gain, maximum linearity 
and maximum efficiency are evaluated. The results are calculated analytically using 
the method presented in Section 5.3. Figure 5.18 shows the analytically calculated 
power gain, output power at 1-dB compression point (P1dB) and PAE as functions of 
load resistance for the MRFE6VS25, a 25 W Si LDMOS from Freescale.  
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Figure 5.18: Analytically calculated power gain, P1dB and PAE as functions of load resistance for the 
Si LDMOS at VDS = 50 V, IDSq = 450 mA and Frequency = 1.5 GHz.  
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It can be noted that the maximum value in each case can be obtained for one particular 
value of load resistance. By using the corresponding value of Ropt in (5.22-5.25), the 
optimum load and source impedance values for each criteria and RF performance 
(Figure 5.19) are calculated. The optimum impedance values from load-pull and 
source-pull simulations and RF performance are also obtained in HB simulation using 
the large-signal model provided by the vendor. The results are summarised in Table 
5.2.  
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Figure 5.19: Analytically calculated RF performances for the criteria of maximum power gain, 
maximum linearity and maximum efficiency for the Si LDMOS at VDS = 50 V, IDSq = 450 mA and 
Frequency = 1.5 GHz. 
Table 5.2 Calculated and HB simulated power gain, P1dB, PAE and optimum source and load 
impedance values for 25 W Si LDMOS (Freescale MRFE6VS25) 
 Optimized for 
Gain (dB) 
Optimized for 
P1dB (dBm) 
Optimized for 
PAE (%) 
Variation from 
maximum to 
minimum value 
(%) 
Analytic Approach 
Ropt (Ω) 41.17 18.47 30.35  
Zsource (Ω) 0.54+j*5.74 1.02+j*4.58 0.72+j*5.30  
Zload (Ω) 0.59+j*6.82 2.18+j*5.62 1.03+j*6.59  
Gain (dB) 23.74 20.71 22.74 12.76 
P1dB (dBm) 35.67 38.86 37.97 8.21 
PAE (%) 26.54 24.64 31.47 15.67 
HB Simulation (Vendor Model) 
Zsource (Ω) 0.25+j*1.62 0.25+j*1.62 0.25+j*1.80  
Zload (Ω) 1.87+j*5.22 2.00+j*4.51 1.89+j*3.47  
Gain (dB) 27.11 25.40 23.17 14.53 
P1dB (dBm) 43.50 44.65 44.11 2.58 
PAE (%) 51.17 59.20 61.56 16.88 
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Figure 5.20 shows the analytically calculated RF performance for Nitronex 
NPTB00025, the 25 W GaN-on-Si HEMT, for the three different criteria of maximum 
gain, maximum linearity and maximum PAE.  The optimum impedance values and 
RF performance at different criteria are also obtained from HB simulations. The results 
are summarised in Table 5.3. 
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Figure 5.20: Analytically calculated RF performances for the criteria of maximum power gain, 
maximum linearity and maximum efficiency for the GaN-on-Si HEMT at VDS = 28 V, IDSq = 450 mA 
and Frequency = 1.5 GHz. 
     Table 5.3 Calculated and HB simulated power gain, P1dB, PAE and optimum source and load 
impedance values for 25 W GaN-on-Si HEMT (Nitronex NPTB00025) 
 Optimized for 
Gain (dB) 
Optimized for 
P1dB (dBm) 
Optimized for 
PAE (%) 
Variation from 
maximum to 
minimum value 
(%) 
Analytic Approach 
Ropt (Ω) 28.17 24.17 23.00  
Zsource (Ω) 1.85-j*1.02 2.12-j*0.83 2.21-j*0.78  
Zload (Ω) 10.6+j*15.3 12.0+j*12.6 12.3+j*11.6  
Gain (dB) 19.14 19.11 19.09 0.26 
P1dB (dBm) 42.14 42.75 42.69 1.42 
PAE (%) 51.78 55.45 55.74 7.10 
HB Simulation (Vendor Model) 
Zsource (Ω) 2.10-j*1.88 2.10-j*1.87 2.10-j*1.87  
Zload (Ω) 10.42+j*5.36 9.82+j*2.47 9.70+j*4.67  
Gain (dB) 21.99 21.35 21.91 2.9 
P1dB (dBm) 40.75 41.45 41.04 1.69 
PAE (%) 68.25 67.36 68.97 1.04 
The value of load resistance for which the maximum value for a given criterion can be 
achieved is highlighted in bold in Tables 5.2 and 5.3.  
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It can be seen that for the Si LDMOS the power gain, linearity and PAE are much 
higher when the impedance values are optimized for that particular criterion. The Si 
LDMOS also shows better small signal gain at lower frequencies, due to its lower 
feedback capacitance, source inductance, output conductance and higher optimum 
load resistance. In comparison, the response from GaN HEMT to optimization is 
minimal.  This behaviour has also been observed in HB simulation using 
corresponding large-signal model from the vendor as depicted in Table 5.3. The 
unique advantage of the analytical approach reveals that the response is due to the 
close value of the optimum load resistance (Ropt) in case of the GaN HEMT, especially 
for P1dB and PAE which are 24.17 Ω and 23 Ω respectively.  On the other hand, a 
strong contrast in the load resistance values for different conditions in Si LDMOS 
explains the well optimized RF performance in this case. 
Furthermore, contrary to the load line theory which states that the device efficiency 
increases with increasing load resistance; the maximum PAE is observed at a lower 
value of load resistance for the GaN HEMT. In order to investigate these peculiarities, 
the RF performance of the GaN-on-Si HEMT is analytically calculated again where 
the value of each parameter in (5.22) – (5.25) is replaced one at a time by the 
corresponding value from Si LDMOS to observe its effect.  
Table 5.4. Influence of parameters on the optimisation 
Parameters Variation from maximum to minimum (%) 
PG P1Db PAE 
Initial Value 0.26 1.42 7.10 
Cpg, Cpd, Ld, Lg 0.26 1.38 7.08 
Ls 0.17 0.65 2.39 
Rs 0.71 1.49 7.02 
Rd 0.17 0.53 4.49 
Rg 0.17 0.55 2.76 
Cgd 4.18 3.02 14.4 
Cds 0.39 0.60 2.91 
Cgs 0.62 1.35 7.93 
gds 2.06 2.27 3.36 
It can be observed from Table 5.4 that among all the parameters that affect the RF 
performance, the higher values of feedback capacitance (Cgd) and output conductance 
(gds) in GaN HEMT are mostly responsible for the immunity of GaN HEMT to 
optimization.  
As discussed in Chapter 4, the value of feedback capacitance Cgd is higher in GaN 
HEMT compared to Si LDMOS. Higher value of feedback capacitance reduces the 
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power gain and consequently influences the efficiency since PAE = drain efficiency 
  (1 – 1/ Gain). 
 
Figure 5.21: Effective resistance presented to the device output. 
The output conductance (gds) is the reciprocal of the drain-to-source on-resistance 
(Rds) as seen in Figure 5.21. GaN HEMT devices have high electron mobility in 2DEG 
and consequently a smaller on-resistance that results in a higher output conductance 
compared to Si LDMOS. This smaller value of Rds, however, acts in parallel to the 
load resistance to reduce the effective resistance presented to the current generator of 
the device.  Hence this causes reduction in power gain and efficiency and results in a 
minimal response to optimization. 
5.5.3 At High Frequency 
In this section, the validity of the analytic approach at a high frequency of 7.5 GHz is 
demonstrated using the MGF0843G, a 20 W GaN HEMT from Mitsubishi. The 
available large-signal model from Mitsubishi shows large mismatch between the 
simulated and measured S-parameters as shown in Section 4.6.5. The RF performance 
obtained from HB simulation using the vendor model also displays large error as 
shown in Figure 5.22. Therefore, a new model has been proposed for this device.  
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Figure 5.22: Analytically calculated RF performance for the 20 W GaN-on-SiC HEMT at 2.6 GHz 
and VDS = 47 V, IDSq = 180 mA. 
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In Figure 5.22, the good match between analytically calculated results with the 
measured results provided in the datasheet ensure the accuracy of the extracted model 
at 2.6 GHz. To validate the model and analytically calculated results at the frequency 
of 7.5 GHz, harmonic balance simulation results using ADS are used as benchmark.  
Figure 5.23 shows the load-pull and source-pull contours obtained from ADS 
simulations using the large-signal modelling technique described in Section 5.4.1. The 
calculated optimum impedance values using the analytic expressions are also shown. 
The values of optimum impedances are summarised in Table 5.5.  
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Figure 5.23: Comparison of simulated and calculated optimum impedance values for Mitsubishi 
MGF0843G at VDS = 47 V, IDSq = 180 mA and Frequency = 7.5 GHz.  
The impedance values from analytic approach correspond to powers within 0.5 dB of 
the maximum deliverable power determined by the source/load-pull simulations. One 
can observe that the analytic expressions allow to determine the optimum impedances 
with good accuracy even at a high frequency of 7.5 GHz. A Class AB linear amplifier 
is simulated in ADS using these impedance values to design the matching networks.  
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Figure 5.24: Comparison of simulated and calculated power gain and output power versus input power 
for Mitsubishi MGF0843G at VDS = 47 V, IDSq = 180 mA and Frequency = 7.5 GHz. 
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Table 5.5 Simulated and analytically calculated optimum source and load impedances and RF 
performance of Mitsubishi MGF0843G at VDS = 47 V, IDSq = 180 mA and Frequency = 7.5 GHz
 Source/Load-Pull Simulations Analytic Expression 
Zsource (Ω) 3.44-j*32.53 2.95-j*32.38 
Zload (Ω) 2.36-j*25.74 2.44-j*25.96 
Power Gain (dB) 4.39 4.42 
P1dB (dBm) 41.23 39.64 
PAE (%) 18.62 15.91 
The good agreement between the simulated and calculated power gain can be noted. 
This confirms that the analytic approach can be implemented at higher frequencies to 
design power amplifiers.  
5.6 Effects of Package Parasitic  
At high frequency, the parasitic and heat transfer properties of the package can have 
significant impact on the device RF performance. Therefore, it is important to 
understand the effects of the package. In case of most commercial transistors, the 
package models are not easily available, and in such situation, it is assumed that the 
package parasitic effects are included in the extracted values of the rest of the 
parameters. The error introduced by the assumption has to be evaluated to gain 
confidence in analytic approach. The analysis of temperature effect of the package on 
the internal temperature and performance of the device is a complex issue and usually 
performed in three-dimensional finite element analysis. The effects of the parasitic 
elements of the package are studied here. As the package model for Cree CGH40010, 
a 10 W GaN-on-SiC HEMT, is available from the manufacturer, the optimum 
impedance values and RF performance of this device are calculated with and without 
considering the package parasitic separately. The parameter values have already been 
presented in Chapter 4. The influence of each parasitic elements of the package is also 
studied. The methodology of this analysis is to start with the die and then recalculating 
the source and load impedance values and the RF performance by gradually modifying 
the value of one package parasitic element at a time. This helps to attribute any change 
to that specific parameter alone. 
The optimum impedance values and RF performance for the 10 W GaN-on-SiC 
HEMT (Cree CGH40010) are calculated using the new expressions (5.14) - (5.17). 
The results are shown in Figure 5.25 and summarized in Table 5.6.  
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Figure 5.25: Analytically calculated RF performance for the 10 W GaN-on-SiC HEMT at 3.25 GHz 
and VDS = 28 V, IDSq = 340 mA.  
Table 5.6 Analytically calculated power gain, P1dB, PAE and optimum source and load 
impedance for the 10 W GaN-on-SiC HEMT (Cree CGH40010) at VDS = 28 V, IDSq = 340 mA, 
Frequency = 3.25 GHz 
 Without any package 
parasitic effects (only die) 
Considering the package 
separately. 
Without considering 
the package 
separately 
Zsource (Ω) 2.69+j*3.67 3.10-j*8.06 2.52-j*8.56 
Zload (Ω) 7.56+j*15.61 7.00+j*4.65 7.10+j*3.43 
Gain (dB) 16.27 16.27 16.46 
P1dB (dBm) 34.68 34.68 34.90 
PAE (%) 37.73 37.66 39.26 
The calculated impedance values and predicted RF performance with and without 
considering package parasitic separately are very close. This can be attributed to the 
fact that when the package is not considered separately in the small-signal equivalent 
circuit, the extracted extrinsic parameter values also include these parasitic, though 
de-embedding helps delineate these contributions specifically. Table 5.6 also shows 
the calculated optimum impedance values and RF performance of the device die 
without any package parasitic. The impact of package parasitic on the impedance 
values and RF performance are studied in the following section with the analytic 
approach. 
The values marked by the solid symbols are the corresponding values for the package 
parasitic for the Cree CGH40010.    
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Figure 5.26: Effects of package parasitic capacitance on the source (left) and load (right) impedance 
values for the 10 W GaN-on-SiC HEMT at 3.25 GHz and VDS = 28 V, IDSq = 340 mA. The values 
marked by the solid symbols are the corresponding values of the package parasitic for the Cree 
CGH40010. 
Figure 5.26 shows the impact of the shunt capacitance introduced by the package 
parasitic on the source and load impedance values. The results show that due to 
package parasitic capacitance both the source and load impedances come down 
compared to the unpackaged die. Therefore, although the parasitic capacitance does 
not have any detrimental effect of the device performance, higher values of Cp2g and 
Cp2d can make designing the matching networks difficult as the impedances are 
reduced.  
Figure 5.27 shows the impact of the inductance introduced by the package parasitic 
on the source and load impedance values. The results show that the parasitic 
inductances at the gate and the drain due to package parasitic do not affect the real part 
of the impedance values. The reactive part of both the source and load impedances 
changes quite significantly with the increasing parasitic inductance values.  
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Figure 5.27: Effects of package parasitic inductance on the source (left) and load (right) impedance 
values for the 10 W GaN-on-SiC HEMT at 3.25 GHz and VDS = 28 V, IDSq = 340 mA.  
The impact of the parasitic resistance introduced by the package on the source and 
load impedance values can be seen in Figure 5.28. The results show that the parasitic 
resistances at the gate and the drain have no effect on the imaginary part of the 
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impedance values. However, these resistances affect the real part of the source and 
load impedance values differently. While the real part of source impedance increases, 
the load impedance decreases with increasing value of the parasitic resistance.  
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Figure 5.28: Effects of package parasitic resistance on the source (left) and load (right) impedance 
values for the 10 W GaN-on-SiC HEMT at 3.25 GHz and VDS = 28 V, IDSq = 340 mA.  
Any resistance introduced by the package would cause loss and have detrimental effect 
on the device RF performance. When the resistance values in the package model are 
increased, the reduction in power gain, P1dB and PAE can be observed in Figure 5.29. 
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Figure 5.29: Effects of package parasitic resistance on the RF performance of the 10 W GaN-on-SiC 
HEMT at 3.25 GHz and VDS = 28 V, IDSq = 340 mA.  
The package also introduces capacitance Cp1 as a parasitic feedback capacitance 
between the drain and the gate. Its impact on the source and load impedance values 
can be seen in Figure 5.30.  
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Figure 5.30: Effects of package parasitic feedback capacitance on the source (left) and load (right) 
impedance values for the 10 W GaN-on-SiC HEMT at 3.25 GHz and VDS = 28 V, IDSq = 340 mA.  
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It can be noted that the parasitic capacitance has stronger influence on the source 
impedance than the load impedance. Figure 5.31 shows the effect of the parasitic 
capacitance Cp1 in the RF performance of the device. As the value of Cp1 increases, 
the power gain of the device decreases due to higher feedback capacitance. 
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Figure 5.31: Effects of package parasitic feedback capacitance on the RF performance of the 10 W 
GaN-on-SiC HEMT at 3.25 GHz and VDS = 28 V, IDSq = 340 mA.  
Therefore, when a die is considered for packaging, the goal should be to keep the 
values of the parasitic elements which have detrimental effect on the device 
performance at their minimum. The results show that package induced parasitic 
elements such as Cp1 and Rpackage can significantly reduce device performance and 
therefore, their values should be as low as possible. The package for Cree CGH40010 
has low values for the parameters Cp1 and Rpackage (0.002 pF and 0.01 respectively) and 
does not introduce any source inductance. As a result, the package has minimal effect 
on the device RF performance before and after packaging. Higher values of parameters 
such as Cp2g and Cp2d can change the source and load impedances to lower values and 
make designing the matching network difficult and therefore, their values should be 
low as well.  
It can be concluded that the new expressions allow to evaluate the RF performance of 
a device die in a package if the package and device models are available. This can be 
especially useful to predict the performance of the same active device in packages with 
different size or mounting technology as sometimes an alternative package is 
necessary due to application requirements. Since the device would exhibit different 
impedance values and performance as results of the additional parasitic effects 
introduced by the use of a different package, the new analytical expressions can be 
utilized for the optimization of devices packages. The results also ensure that for 
commercially available packaged RF transistors where the package model is not 
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always available; the simpler expressions, without considering the package parasitic 
effects separately, are sufficiently adequate to calculate the optimum impedances and 
to predict the device performance using the analytic approach.  
5.7 Validation of Analytic Approach via Measurement and 
Comparison with Vendor Model 
The power gain and output power against input power obtained from analytical 
calculation, HB simulation using the vendor model and our model and experimental 
measurements for the Cree CGH40025, a 25 W GaN-on-SiC, are presented in Figure 
5.32 and Table 5.7.  
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Figure 5.32: Comparison of analytically calculated, measured and simulated (using vendor model in 
ADS) power gain and output power versus input power for Cree CGH40025 at VDS = 28 V, IDSq = 450 
mA and Frequency = 3.25 GHz. 
 
Table 5.7 Analytically calculated, simulated (internal model and vendor model) and measured 
power gain, P1dB, PAE and optimum source and load impedance for Cree CGH40025, a 25 W 
GaN-on-SiC HEMT at VDS = 28 V, IDSq = 450 mA, Frequency = 3.25 GHz 
Method Zsource Zload 
Gain 
(dB) 
P1dB 
(dBm) 
PAE  
(%) 
Analytic Approach (measured I-V) 2.20-j*7.40 5.90+j*0.18 14.72 41.23 40.52 
Harmonic Balance Simulation 
(Vendor Model) 1.85-j*7.00 5.47+j*1.39 14.81 40.07 50.20 
Harmonic Balance Simulation 
(Large-signal model by our group) 1.84-j*7.0 6.62+j*0.06 14.69 41.09 45.09 
Measurement - - 14.51 39.70 68.04 
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It can be seen from Table 5.7 that the obtained impedance values in all three cases 
show good agreement. Figure 5.32 shows that the calculated and simulated power gain 
are in good agreement with the measurement with a maximum of 2% error. As it can 
be seen from Table 5.7, the output power in 1-dB gain compression point is 
overestimated by 1.53 dBm and 1.39 dBm in analytic approach and our internal large-
signal model respectively with 3.71% and 3.38% errors in prediction compared to 0.37 
dBm in HB simulation using large-signal model provided by the vendor from the 
measured results. The harmonic balance simulated results using the vendor model, 
which takes both trapping and self-heating into account, shows good match with the 
experimental results with just 0.92% error in prediction. The measured power gain 
starts to show compression at lower input power. This phenomenon is called the “soft-
gain compression” and it severely affects the linearity of the GaN HEMT based RF 
PAs.   
The performance of Nitronex NPTB0025, the 25 W GaN-on-Si HEMT based 
amplifiers prototyped using the vendor model and the analytic approach are compared 
in Figure 5.33 and Table 5.8. The results demonstrate the validity and accuracy of the 
analytic approach in absence of a good large-signal model from the vendor.  
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Figure 5.33: Comparison of performance of RF PAs designed using the vendor model in HB simulation 
versus analytic approach using the extraction in Chapter 4 at 3.25 GHz and 450mA for the 25 W GaN-
on-Si HEMT. 
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Table 5.8 Analytically calculated, vendor model simulated and measured power gain, 
P1dB, PAE and optimum source and load impedance for the 25 W GaN-on-Si HEMT 
(Nitronex NPTB00025) at VDS = 28 V, IDSq = 450 mA, Frequency = 3.25 GHz 
 
Analytic 
Approach 
(AA) 
Vendor 
Model 
(VM) 
Measured 
(Analytic 
Approach) 
Measured 
(Vendor 
Model) 
% 
of error in prediction 
(AA/VM) 
Zsource(Ω) 2.51-j*7.79 1.91-j*11.55 - - - 
Zload(Ω) 3.77- j*0.54 9.71-j*4.51 - - - 
Gain(dB) 12.89 15.79 12.54 10.42 -2.71/-34.01 
P1dB(dBm) 39.51 40.02 36.27 34.91 -8.20/-12.77 
PAE (%) 31.10 56.28 34.37 25.83 +10.51/-54.10 
The results shown in Table 5.8 and Figure 5.33 confirm the enhanced performance of 
the amplifier using analytically calculated impedance values in terms of small-signal 
power gain, linearity and efficiency by as much as 2 dB, 1.3-1.8 dBm and 8-13.61% 
respectively. Table 5.8 also shows the percentage error in measured and predicted 
results of these three parameters of -2.71%, -8.20%, 10.51% and -34.01%, -12.77%,-
54.10% for analytic approach and vendor model respectively. This data is the average 
of measured results for each prototype amplifier across three different device chips. 
Figure 5.34 shows the output return loss for both the prototype amplifiers. The values 
and corresponding voltage standing wave ratio (VSWR) are summarised in Table 5.9. 
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Figure 5.34: Comparison of return loss at the output for amplifiers using vendor model and analytic 
approach impedance values at 450mA for the 25 W GaN-on-Si HEMT. 
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Table 5.9 A comparison of return loss and corresponding VSWR at the input and output 
of the 25 W GaN-on-Si HEMT amplifiers   
 Vendor Model Analytic Approach 
 Return Loss VSWR Return Loss VSWR 
Input 21.86 1.18:1 11.88 1.68:1 
Output 5.80 3.11:1 26.11 1.10:1 
When the load impedance does not match with the output impedance of the device, 
reflections occur at the load resulting in higher return loss and voltage standing wave 
is created depending on the phase of the incident and reflected voltage waveforms. 
The output return loss using the vendor model impedance values is 5.80 dB which 
results in a VSWR of 3.11:1 compared to the output return loss of 26.11 dB and 
corresponding VSWR of 1.10:1 for the analytically calculated impedance values. 
Higher value of return loss causes output power loss [5.6], [5.7] and degradation in 
efficiency [5.8] due to load mismatch. Therefore, the difference in performance of the 
prototype amplifiers can be attributed to accuracy of the impedance values as the effect 
of the mismatch is reflected in poorer RF performance. Beside performance 
degradation, the excessive reflected power can affect the stability of the amplifier and 
cause it to oscillate [5.9] and severely damage the device [5.7]. Higher voltage 
standing wave ratio (VSWR) can also cause heat dissipation [5.6], [5.9], and 
consequently an increase in the junction temperature [5.8], [5.9] which affects the 
performance and long-term reliability of the device. 
5.8 Impact of Various Sources of Errors 
5.8.1 Measurement and Characterisation 
The accuracy of the results obtained from any model or method depends on the 
accuracy of the used data. Although calibration is performed before measurements to 
eliminate system errors, uncertainty and errors in the measurements, characterisation 
and extraction can still introduce errors in the calculated results.  
5.8.1.1 Effects of Parameter Values 
In Figure 5.33 and Table 5.8, a difference of nearly 3 dB in power gain is evident 
between calculated results using the analytic approach and the simulated results using 
the vendor model for the GaN-on-Si HEMT. A further insight is available from the 
examination of the Ls, Rg, Cgd, and gds as these parameters affect the RF performance 
[5.10]. The values of these parameters obtained from measurement are higher than the 
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values extracted from the large-signal model provided by the vendor. A higher source 
inductance, Ls results in higher input power in order to oppose the voltage drop 
induced, thus decreasing the power gain whereas the gate resistance Rg increases the 
resistive loss at the input of the device. Higher values of the feedback capacitance, Cgd 
restrain the high frequency gain.  
Figure 5.35 shows the measured and modelled S-parameters of the 25 W GaN-on-Si 
HEMT. A comparison between measured and vendor model S-parameters shows 
prominent difference between the S21 and S22 parameters which correspond to the gain 
and output impedance of the device. The higher value of S21 leads to overestimation 
of power gain. The RF performance of the power amplifiers strongly depends on the 
load impedance, Zload which is mainly influenced by parameters Ld, Cds, gds and Cgd. 
Except Cgd, the parameters Ld, Cds and gds are extracted from S22.  Hence, the value of 
load impedance can be primarily attributed to S22. Therefore, the different load 
impedance values from the vendor model and analytic approach in Table 5.8 are 
expected due to the difference in simulated and measured s-parameters for the device.  
S11 5*S12 S22
S21/15
 
Figure 5.35: Measured (solid) and modelled (☐) S-parameters for the 25 W GaN-on-Si HEMT 
(Nitronex NPTB00025) at VDS = 28 V, IDSq = 450 mA, Freq = 0.4 - 3.5 GHz. It also shows the vendor 
model (dash) and modelled (☆) S-parameters from simulation. 
The influence of each of the parameter on the power gain is examined by replacing its 
value to the same value as the vendor model one at a time in (5.22) - (5.25). The RF 
performance is re-calculated and the difference can be attributed to the value of the 
specific lumped element as shown in Table 5.10. 
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Table 5.10 The influence of parameters on the RF performance for the 25 W 
GaN-on-Si HEMT (Nitronex NPTB00025) 
 Power Gain (dB) P1dB (dBm) 
Initial Values 12.89 39.51 
Replacing Ls 13.49 39.41 
Replacing Rs 13.47 39.25 
Replacing Rg 13.65 39.70 
Replacing Cgd 13.53 39.41 
Replacing gds 13.11 40.30 
Replacing Ls, Rs, Rg, Cgd, Cds 
and gds 
15.21 40.42 
Influence of different parameters on impedance values can be seen in Table 5.11. The 
difference in Zsource and Zload can be primarily attributed to Lg and Ld respectively. The 
parameters Cgd, Cds and gds also affects the impedance values. 
Table 5.11 Influence of parameters on the source and load impedance values 
for the 25 W GaN-on-Si HEMT (Nitronex NPTB00025) 
 Zsource (Ω) Zload (Ω) 
Initial Values 2.51-j*7.79 3.77-j*0.54 
Replacing Lg 2.98-j*13.12 4.31-j*1.05 
Replacing Ld 2.83-j*7.78 4.50-j*5.13 
Replacing Rs 2.12-j*7.58 3.64-j*0.57 
Replacing Cds, Cgd and gds 2.75-j*7.87 5.22+j*0.98 
Replacing Lg, Ld, Rs, Cds, Cgd 
and gds 
2.89-j*12.88 5.97-j*3.83 
 
5.8.1.2 Effects of I-V Characteristics: DC-to-RF Dispersion 
Frequency dispersion of the I-V characteristics due to trapping and self-heating effects 
in GaN HEMTs influences the large-signal performance at microwave frequencies. 
Under the RF signal, the dynamic or ac components of the gate and drain voltages 
change according to the frequency of the applied signal. Electrons are captured by the 
surface and buffers traps and released due to change in voltages. In AlGaN/GaN 
devices, these capture and emission time constants of the traps are asymmetric as the 
capture time is faster compared to emission time. As a result, these electrons cannot 
be part of the output current straightaway and the output current under this condition 
is lower than the DC current. The amount of current dispersion due to trapping depends 
on the rate of change of the dynamic voltage components or the RF components. 
Trapping induced DC-to-RF dispersion, also known as current collapse, is responsible 
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for limiting the output power predicted from the DC I-V by compressing the RF 
current swing [5.11] in GaN HEMT devices due to less current available in the active 
channel [5.12]. The reduction of the average output current due to the trapping effects 
with increasing power influences the gain compression characteristics [5.13]. 
Implementation of silicon nitride passivation layer [5.14], GaN cap layer [5.15], and 
field plates [5.16] which reduce the effect of surface traps. Buffer traps due to intrinsic 
material characteristics like lattice mismatch are more difficult to avoid. Therefore, 
current dispersion due to trapping effects still cannot be totally avoided.  
In order to characterize the gate-lag and drain-lag effects, pulsed I-V measurements 
with typical pulse widths of 100 ns to 10 µs are performed [5.17]. The narrow pulse 
width allows to avoid the self-heating effect to distinguish between the impacts of both 
phenomena individually. If the electron emission time from any of the traps in these 
devices are in few micro-second range, then the measured I-V would not be able to 
account for these traps which would normally affect the device performance under 
high frequency RF operation. However, such pulsed I-V measurement systems for 
high power devices with more than 1 A drain current are very expensive and not easily 
available. The lack of measurement equipment often restrains a designer to acquire 
appropriate I-V curves. The B1505 from Keysight Technologies used for the I-V 
characteristics measurement allows a minimum pulse width of 500 µs. As a result, the 
measured IV characteristics of these devices under this condition might not represent 
the trapping effects under high frequency operation in total accuracy.  
Self-heating due to power dissipation in high power devices increases the junction 
temperature which reduces electron saturation velocity and low-field mobility, and 
consequently drain current and output power are degraded [5.18]. GaN HEMTs suffer 
more from self-heating effect compared to Si or GaAs FETs because of higher power 
densities. Hassan et al. [5.19] showed that the soft gain compression in GaN HEMT 
based PAs are only observable under static conditions like continuous-wave (CW) 
signals, but not under dynamic conditions such as modulated signal. The authors 
suggested that, unlike the modulated signals where the device temperature depends on 
the average power, the measured RF performance at each input power level is at 
different device temperatures under CW signal. The effective thermal resistance 
increases with increasing pulse width and the differences in effective thermal 
resistance under CW and short pulses conditions can be factors of four or more [5.20]. 
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The increased effective thermal resistance under CW condition would cause increased 
self-heating in the device.  
In order to observe the effects of trapping and self-heating, the RF performance of the 
25 W GaN-on-SiC HEMT is re-calculated with different sets of simulated IV from the 
vendor model which from our experience is an excellent model. The trapping effect 
can be observed under pulsed conditions. The self-heating effect can be disabled which 
allows to evaluate the RF performance with and without its impact. The simulated I-
V characteristics are obtained using 200 ns pulse width with 10% duty cycle.  
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Figure 5.36: Comparison of measured (-■-) and simulated I-V curves under DC, with (-○-) and without 
self-heating (₋₋₋₋), and pulsed (- - -) conditions for Cree CGH40025. The simulated I-V characteristics 
show current collapse due to dispersion effects under self-heating and pulse conditions.  
Figure 5.36 shows the measured and simulated I-V characteristics and corresponding 
transconductance values for the Cree CGH40025. It can be seen that the values of 
maximum current from measurement under a pulse width of 500 µs match closely 
with simulated DC I-V without any self-heating effect. The value of maximum drain 
current simulated under a pulse width of 200 ns and DC condition with self-heating 
effect is less than the simulated DC I-V characteristic without any self-heating. The 
decrease in drain current can be attributed to current collapse due to traps and self-
heating induced dispersion effects. The corresponding transconductance values at 450 
mA for measured and simulated IV characteristics under DC and pulsed are 1.26 S, 
1.29 S and 1.21 S respectively. The transconductance value from the simulated DC I-
V with self-heating effect is 1.01 S. The optimum impedance values and RF 
performance are calculated by the analytic expressions using these different sets of I-
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V characteristics. Since in these analyses, all the other parameters in (5.22) -(5.25) are 
unchanged except the I-V characteristic, any alteration in the device performance can 
be attributed to a specific set of I-V curves.  
Figure 5.37 shows the power gain and output power against input power obtained from 
analytical calculation, HB simulation using the vendor model and UoS model and 
experimental measurements for the Cree CGH40025. The results are summarised in 
Table 5.12. In this analysis, the difference in the analytically calculated results can be 
attributed to the different I-V curves in Figure 5.36. 
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Figure 5.37: Comparison of HB simulated, analytically calculated and measured results for the 25 W 
GaN-on-SiC HEMT RFPA at 3.25 GHz and VDS = 28 V and IDSq = 450 mA using different sets of IV 
characteristics.  
Table 5.12: The Influence of device I-V characteristics on the performance 
Condition Gain (dB) 
P1dB 
(dBm) 
Harmonic Balance Simulation (using vendor model) 14.81 40.07 
Analytic Approach (using measured I-V – 500µs) 14.72 41.23 
Measurement 14.51 39.70 
Analytic Approach (using simulated DC I-V) 14.24 41.52 
Analytic Approach (using simulated DC I-V with self-heating) 13.02 34.86 
Analytic Approach (using simulated pulsed I-V – 200ns) 14.17 39.88 
The results show that when DC I-V curves with self-heating are considered in the 
analysis, the predicted device performance is worse than experimental result due to 
the lower value of drain current and transconductance value. In high frequency 
operation on the RF PA, the simulating signal does not evidently increase the internal 
temperature of the device and the self-heating effect is not prominent as observed in 
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DC or static IV curves. Therefore, the DC I-V curves with self-heating gives worst-
case performance the device under RF operation where the input signal is slow enough 
to heat up the device. In case of the measured, simulated DC and pulsed (200 ns) I-V 
curves, the small signal gain is similar because of the comparable values of gm at the 
bias condition of 450 mA. Since the measured and simulated DC I-V curves display 
similar values of maximum output current, the values of output power at 1-dB 
compression point in both cases are close. When the simulated pulsed I-V curves are 
considered, the output power at 1-dB compression point is reduced to 39.88 dBm from 
41.52 dBm as seen in Table 5.12 due to the reduced output current at higher gate 
voltages. The power gain curve starts to show compression at lower input power which 
is similar to the behaviour observed in measurement. Therefore, based on the results 
it can be suggested that the soft gain compression can be induced by the electron trap-
related phenomena in the device. The results also demonstrated that the prediction of 
linearity by analytical approach can be improved with more accurate measurement of 
device I-V characterization.  
The measured results for CGH40025 and NPTB00025 show that the GaN-on-SiC 
HEMT displays better performance than the GaN-on-Si HEMT despite both devices 
having the same power rating of 25 W. This can be attributed to superior device 
characteristics of the CGH40025. Figure 5.39 displays the IDS-VGS characteristics and 
corresponding transconductance for the 25 W GaN HEMTs. 
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Figure 5.38: Measured drain current (IDS) versus gate-to-source voltage (VGS) and corresponding 
transconductance (gm) for the Nitronex NPTB00025 (25 W GaN-on-Si HEMT) and Cree CGH40025 
(25 W GaN-on-SiC HEMT) 
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It can be seen from Figure 5.38 that the maximum drain currents are 5.65 A and 3.25 
A respectively for the 25 W GaN-on-SiC HEMT (Cree CGH40025) and GaN-on-Si 
HEMT (Nitronex NPTB00025) devices. The higher drain current leads to a greater 
value of maximum current swing and thus higher output power for the CGH40025 
than the NPTB0025. From Figure 5.38 it can also be noted that the value of 
transconductance of CGH40025 at the bias point of VDSq = 28 V and IDSq = 450 mA is 
1.26 S compared to 1.12 S for NPTB0025 and remains fairly constant for a wide range 
of gate voltages. These result in higher power gain and linearity in the GaN-on-SiC 
HEMT. In addition, compared to the GaN-on-SiC HEMT, GaN-on-Si HEMT has 
larger values of source inductance, feedback capacitance and output capacitance 
which also cause the inferior performance. Figure 5.39 shows that the analytically 
calculated and measured power gain and output power for the 25 W GaN-based 
RFPAs with CGH40025 and NPTB00025. 
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Figure 5.39: Comparison of analytically calculated and measured results for the 25 W GaN-on-Si and 
GaN-on-SiC HEMT RFPAs at 3.25 GHz and VDS = 28 V and IDSq = 450 mA. 
The analytically calculated (41.23 dBm) and measured (39.70 dBm) output power at 
1-dB gain compression point for the Cree CGH40025 are in close agreement with an 
error of -3.7% in P1dB prediction compared to Nitronex NPTB00025, in which has an 
error of –8.2% in prediction.  
It has been already demonstrated that the current collapse due to trapping effects can 
be responsible for the DC-to-RF dispersion in GaN HEMT based RF PAs. The lattice 
mismatch between GaN and silicon is 17%, which is much higher than the 4% 
mismatch between GaN and SiC. In addition, the thermal expansion coefficient 
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mismatch between GaN and silicon is 54% compared to 3.2% between GaN and SiC. 
These effects can lead to higher density of dislocation in the GaN buffer layer in GaN-
on-Si during the fabrication process. Therefore, the GaN-on-Si HEMT may have 
larger number of traps compared to GaN-on-SiC HEMT and as a result, the DC-to-RF 
dispersion is higher in the NPTB00025 based prototype amplifier than the CGH40025 
based amplifier.   
5.8.2 Assumption 
In principle, models are always simplified representation of device physics and 
operation in real world. The extent of simplification varies from model to model. The 
assumptions made to derive a model can often be sources of error since it is a trade-
off between complexity and accuracy. One such assumption in the analytic approach 
is considering a constant value of the input capacitance. Therefore, it is important to 
determine the consequences of this assumption on the calculated impedance values 
and predicted RF performance. 
5.8.2.1 Effects of Nonlinear Input Capacitance 
The gate-to-source capacitance (Cgs) plays an important role in the performance of an 
RF power amplifier and is therefore an essential component in large-signal modelling. 
Its nonlinear characteristic changes the phase response of an input matching network 
designed for a particular impedance and causes amplitude-to-phase distortion 
(AM/PM) [5.21].   
The AM/PM distortion is the alteration in the phase of the output signal relating to the 
variation in the amplitude of the input signal. The analytic approach assumes that a 
known signal Vgs is directly imposed on the current generator. In real case, Vgs has to 
be determined from the input signal of the amplifier. Considering the device 
nonlinearities, the analysis would be beyond the scope of analytic approach and the 
harmonic balance is required.  Therefore, in order to observe the influence of the 
nonlinear input capacitance, a large-signal model of the RT233, a 2 W GaN-on-SiC 
HEMT, is constructed in ADS. The low power of this device allowed the extraction 
of input capacitance at multi-bias points within the limitation of available 
measurement equipment. When an input signal is applied, the capacitance value 
changes accordingly to the signal amplitude resulting in an effective input capacitance 
which is a function of input power. The effective capacitance values at 2.5 GHz and 
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VDS = 28 V, IDSq = 140 mA are obtained from HB simulation in ADS and implemented 
via a look-up table as a function of input power in the analytic approach. 
Figure 5.40 shows the values of input capacitance (Cgs) extracted experimentally for a 
range of gate-to-source voltage (VGS) from -4 V to 3 V for RT233, the 2W GaN HEMT 
from RFHIC Corporation. The nonlinear current generator and the nonlinear 
capacitance are modeled as nonlinear polynomial functions of the order of 11 (Figure 
5.40). 
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Figure 5.40: Measured and modelled input capacitance values and IDS-VGS curve for the 2 W GaN-
on-SiC HEMT. 
The effective capacitance values at 2.5 GHz and VDS = 28 V, IDSq = 140 mA as shown 
in Figure 5.41 are obtained from HB simulation in ADS and implemented via a look-
up table as a function of input power in the analytic approach 
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Figure 5.41: The effective capacitance of the 2 W GaN-on-SiC HEMT as a function of input power at 
2.5 GHz and VDS = 28 V, IDSq = 140 mA. 
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Another large-signal model is constructed where the input capacitance (Cgs) is set to 
a constant value of pF which corresponds to the bias condition of VDS = 28 V and IDSq 
= 140 mA. Two Class AB amplifiers are designed and simulated in ADS using both 
models. 
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Figure 5.42: Influence of nonlinear current source and input capacitance on the AM/AM and AM/PM 
distortions for the RFHIC RT233, a 2 W GaN-on-SiC HEMT. 
Figure 5.42 shows the phase and amplitude distortions obtained from HB simulations 
for both the large-signal models for RT233. It can be seen that the nonlinear Cgs has 
little to no impact on the amplitude-to-amplitude (AM/AM) distortion and the main 
source of AM/AM distortion is the nonlinear current generator. The nonlinear 
characteristics of both the input capacitance Cgs and drain current Ids contribute to the 
AM/PM distortion in the RF PA.    
Now the optimum impedance values and the RF performance are calculated using the 
analytic expressions by considering fixed and nonlinear Cgs values and the results are 
presented in Figure 5.43 and Table 5.13.  
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Figure 5.43: Analytically calculated RF performance for RFHIC RT233, a 2 W GaN-on-SiC HEMT, 
at 2.5 GHz and VDS = 28 V, IDSq = 140 mA. 
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Table 5.13 Analytically calculated power gain, P1dB, PAE and optimum source and load 
impedance for the 2 W GaN-on-SiC HEMT (RFHIC RT233) at VDS = 28 V, IDSq = 140 mA, 
Frequency = 2.5 GHz 
 Constant Cgs Nonlinear Cgs 
Zsource (Ω) 2.65-j*11.30 2.65-j*11.33 
Zload (Ω) 10.61+j*34.79 10.61+j*34.79 
Gain (dB) 16.29 16.29 
P1dB (dBm) 29.37 29.81 
PAE@P1dB (%) 12.60 13.40 
It can be observed that the characteristics of Cgs has minimal impact in the calculated 
impedance values, power gain and output power. Therefore, the consideration of linear 
input capacitance in the analytical approach does not cause any error in the prediction 
of output power at 1-dB compression point.  
5.9 Summary  
In this chapter, new analytic expressions are derived based on a 19-element equivalent 
circuit model considering the package parasitic. The analytic approach is extended to 
optimize the impedance values and calculate the RF performance for different criteria 
popularly used by RF PA designers, viz. maximum power gain, linearity and 
efficiency. Harmonic balance simulation using large-signal model, the most popular 
method to design RF PAs, is described and used as the first benchmark to evaluate the 
accuracy of analytic approach at different bias points, different criteria and high 
frequency by comparing the analytically calculated results with HB simulation. The 
results show that the analytic approach can calculate the impedance values in all cases 
with excellent precision. It can also predict the RF performance with good accuracy. 
A comparison of two identically rated commercially available 25 W RF power 
transistors in silicon LDMOS and GaN-on-Si HEMT technologies in terms of their 
respond to optimization showed that the GaN HEMT is comparatively immune to 
optimization than Si LDMOS due to higher values of feedback capacitance and output 
conductance. Prototype Class-AB RF power amplifiers using GaN-on-Si and SiC 
HEMTs are fabricated and measured for the first time at a high output power up of 25 
W at a high frequency of 3.25 GHz to evaluate the accuracy and validity of the analytic 
approach in calculating the optimum impedance values and predicting the 
performance via measurements. Based on the experimental results, the analytic 
approach is established as a simple yet effective alternative to conventional method 
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such as harmonic balance (HB) technique to design and predict the RF performance 
of RF PAs with fair accuracy. Results from HB simulation using the corresponding 
vendor models are also compared to show that in absence of a good large-signal model, 
the analytically calculated impedance values helps to achieve better performance. The 
impacts of various sources of error in calculation are also studied. The results show 
that assumptions made to simplify the calculation does not compromise the overall 
accuracy of the analytic approach. However, the accuracy of the method in predicting 
large-signal performance can be improved by using I-V characteristics that represents 
current collapse responsible for DC-to-RF dispersion in a device.  
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Chapter 6 
Design and Implementation of an Ultra-
Low Power Wireless Sensor Node 
Abstract 
Major issues and challenges present in wireless sensor technology are discussed. State-of-
the-art micro-controllers, transceivers, power management integrated circuits and storage 
elements are compared to determine the best solutions to design an ultra-low power 
autonomous wireless sensor node. The performances of six solar cell technologies for indoor 
energy harvesting are assessed under a controlled light intensity of 77.40 µW/cm2. A 
comparison of the measured efficiencies of crystalline (c-Si), polycrystalline (poly-Si), 
amorphous silicon (a-Si), perovskite, gallium arsenide (GaAs) and dye-sensitized solar cells 
(DSSC) shows that both DSSC and GaAs solar cells exhibit an efficiency of ~28%, whereas 
the efficiencies of perovskite and a-Si solar cells are 20.4% and 15.59% respectively. 
Considering both performance and cost, DSSC is the best choice for indoor light energy 
harvesting. Due to its high power density of 22.0 µW/cm2, the DSSC requires an area of 15 
cm2 to charge a 3.4 mAh rechargeable battery from a nominal voltage of 2.8 to 3.0 V in 60 
minutes. A wake-up receiver is designed and implemented to reduce the power consumption 
of the wireless sensor node.
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6.1 Introduction 
The wireless sensor network was initially developed for military applications. The 
sound surveillance system (SOSUS) deployed by the United States Military in the 
1950s can be considered as the first wireless network [6.1] which had any actual 
similarity to today’s wireless sensor networks. This network used hydrophones 
connected with cables to monitor the movement of Soviet Union submarines in the 
ocean. The advancement of semiconductor and sensor technologies, networking 
topologies and protocols, energy harvesting and storage technologies and finally the 
convergence of these technologies reduced the cost and size of Wireless Sensor Nodes 
(WSNs). This has enabled the technology to be used in large-scale applications and 
become an integral part in our daily lives. Today, the applications of wireless sensor 
networks have extended from surveillance and enemy tracking to environment 
monitoring such as pollution, forest fire and flood detection. The WSNs are used in 
agriculture to monitor the condition of soil, crop and change in the climate or number 
of weeds or pests and thus help farmers to respond appropriately and increase the 
productivity. In healthcare, range of applications have emerged which can extensively 
expand and significantly improve the quality of services in hospitals and care centres. 
The WSN technology is already widely used in industrial automation, disaster 
management, structure monitoring, traffic control and transportation. In recent times, 
smart homes and cities are drawing a lot of attention as the key areas of application of 
WSN. Home automation allows an end user to control the lighting, heating and cooling 
systems with convenience. Hive from British Gas and Nest from Google are smart 
thermostats that are already being used at homes to monitor and control the heating 
and hot water. In addition to convenience, these smart meters help to save energy and 
ensure safety. The application of the WSN in this work is to sense the ambient 
temperature.  
The organization of this chapter is as follows: some of the major issues and challenges 
present in wireless sensor technology are discussed first. The design and 
implementation of the wireless sensor node in this work addresses one of these 
challenges, which is limited energy source. Choosing the appropriate component is 
vital to a successful design process. Therefore, the latest commercially available off-
the-shelf components such as micro-controllers, transceivers, power management 
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integrated circuits and storage elements are compared to determine the best option. 
Next, a brief description of six solar cell technologies is presented. The measurement 
setup and experimental details to determine the efficiency of solar cells in an indoor 
condition is presented and crystalline silicon (c-Si), polycrystalline silicon (poly-Si), 
amorphous silicon (a-Si) solar cells and dye-sensitized solar cell (DSSC) are 
characterized in a controlled light intensity of 77.40 µW/cm2 at room temperature. 
Their performances are then compared with the perovskite and gallium arsenide 
(GaAs) solar cell results reported in [6.2], [6.3] respectively. The charging 
characteristic of a rechargeable battery is also studied as a function of the open-circuit 
voltage (VOC), short-circuit current (ISC) and harvested power from the solar cells 
(PHarvested). Finally, a wake-up receiver is designed and implemented to reduce the 
power consumption of the wireless sensor node. 
6.2 Challenges in Wireless Sensor Nodes and Networks 
A wireless sensor node is a small device that combines the sensing, processing, 
storage, communication and power supply in it. It collects information about the 
surroundings and environment and sends it to a base station or sink node directly or 
via other nodes. At least one sink node and a number of sensor nodes form a wireless 
sensor network. Sometimes, these nodes are deployed in remote and difficult to reach 
areas. Once deployed, these sensor nodes are usually unattended and expected to work 
autonomously. However, there are various challenges faced by the researchers and 
engineers while designing and implementing a wireless sensor network. Therefore, it 
is essential to understand the existing challenges in this technology. Some of the major 
challenges are briefly described below: 
Limited Resources: A sensor node typically has low processing capability and 
limited amount of memory.  As a result, the data processing, storage and information 
transferring capability of an individual sensor node is very limited. Therefore, the 
algorithms and protocols should be designed to make the best use of the limited 
resources. In addition, a wireless sensor network can consist of thousands of nodes. 
Therefore, it is desirable that an individual node is cheap.   
Limited Energy: A sensor node needs energy for data sensing, processing and 
communicating. Most of the wireless sensor nodes are powered by batteries that have 
finite energy. Once the energy is consumed, they have to changed or recharged which 
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can be difficult, expensive and cumbersome. This limited energy of the storage poses 
a significant challenge in the design process of a WSN. It is crucial that both the 
hardware design and software protocols are energy efficient.       
Lifespan: The lifespan of a node is mainly restricted by limited energy. The 
lifespan of a sensor node can be shortened by the lifespan of the energy storage 
element. Ambient energy harvesting with a rechargeable storage element is the most 
popular solution for a wireless sensor node. However, a rechargeable energy storage 
element can go through a finite number of charging-discharging cycles before it can 
no longer meet the expected quality of service. This process can be delayed with 
reduced energy consumption. Therefore, the overall power consumption of a sensor 
node needs to be minimized in order to extend the lifespan.  
Lack of Common Standards: Currently there are different solutions such as 
ZigBee, Z-Wave, Insteon and Wavenis for implementing a wireless sensor network. 
This presents a challenge to large-scale deployment, as there is no direct 
communication between these various standards without using gateway or proxies.  
However, with the implementation of Internet Protocol (IP) based standard, it would 
be possible to connect all smart objects and sensors via the Internet. This is vital to 
make the Internet of Things into a reality. The ZigBee Alliance has already embraced 
this solution with ZigBee IP, which is an IPv6 based solution.   
Data Management: Data collection is the primary objective of a sensor node. With 
the ever-increasing number of devices connected to a wireless sensor network, 
handling of the large volume of generated data would be one of the main challenges 
in near future. It will be necessary to increase the memory storage and processing 
capability of each sensor node in the network.  
Security and Interference: Data integrity, confidentiality and authenticity has to 
be maintained to ensure the target node receives the exact data send by the source node 
and the data has not been intercepted or altered by anyone in middle. It is also essential 
to verify that a trusted sender has sent the data. With increasing number of treats and 
various kinds of attacks, security is a very challenging and complex issue in a wireless 
sensor networks. 
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6.2.1 Focus of this Work 
The focus of the design and implementation of the WSN in this thesis is addressing 
the issue of limited energy. The work involves reduction of power consumption as 
well as using energy harvesting and storage to achieve autonomous operation.  
There has been extensive research to make the wireless sensor nodes to be highly 
energy efficient and self-sustaining. The issue with power consumption has been 
primarily addressed in the literature in two ways. The first is implementing energy-
efficient communication protocols medium access control [6.4], routing [6.5], data 
gathering [6.6] and topology management [6.7].  
The second approach is by managing power consumption to avoid wasteful and 
inefficient activities. The work in this thesis adapts the latter approach by reducing the 
power consumption during idle time by implementing a wake-up receiver (WuR). The 
process is described in Section 6.3.4. Besides reduced power consumption, energy 
harvesting and storage are equally important to address the limited available energy in 
a WSN. The ability of a WSN to generate electricity by ambient energy harvesting has 
drawn particular attention. A “direct-use” energy harvesting architecture [6.8] must 
generate more power than the minimum requirement at all times which is inconvenient 
in most situations. A WSN powered by a rechargeable battery using the harvested 
power from ambient energy resources is the most effective and viable solution to 
achieve long lifetime and low maintenance cost. This is also one of the vital features 
for an autonomous WSN. Several energy sources such as mechanical vibration [6.9] - 
[6.12], thermal [6.13], [6.14], radio frequency [6.15] - [6.18], wind [6.19] - [6.21] and 
light [6.22], [6.23] have been explored.  
Table 6.1: A comparison of various ambient energy sources in terms of available and 
harvested powers [6.24]  
Source Available Power 
Harvested 
Power 
Efficiency 
Ambient 
Light 
Indoor 0.1 mW/cm2 10 µW/cm2 5-30% 
[6.25]  Outdoor 100 mW/cm2 10 mW/cm2 
Vibration 
/Motion 
Human 0.5 m@1Hz 1 m/s2@50Hz 
4 µW/cm2 1-10% 
[6.25]  
Industrial 1 m@5Hz 10 m/s2@1kHz 
100 µW/cm2 
Thermal 
Energy 
Human 20 mW/cm2 30 µW/cm2 0.15% 
Industrial 100 mW/cm2 1-10 mW/cm2 1-10% 
Radio 
Frequency Cell Phone 0.3 µW/cm
2 0.1 µW/cm
2 33.33% 
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Table 6.1 shows a comparison of various ambient energy sources reported in literature 
for WSNs in terms of available and harvested power. Amongst these various sources, 
outdoor light is the best energy source with highest power density. It is evident from 
Table 6.1 that under indoor conditions, light is the best energy source considering both 
power density and efficiency. However, the power available is typically less than 100 
µW, therefore micro-scale energy harvesting systems [6.26], [6.27] with ultra-low 
power circuits with maximum power point tracking (MPPT) have been proposed. 
Light energy harvesters have the disadvantage of being able to produce energy only in 
the presence of adequate light. Hybrid combination of energy sources [6.28] has been 
proposed to overcome this limitation. Wireless sensor nodes such as the one in this 
work can also solely depend on the storage element to operate in the dark or poor light 
conditions.  
6.3 Structure of an Autonomous Wireless Sensor Node 
Figure 6.1 displays the basic diagram of a typical autonomous ultra-low power 
WSN.  
 
Figure 6.1: Block diagram of an autonomous wireless sensor node with rechargeable battery and power 
management with energy harvesting.  
A sensor unit gathers data such as temperature, pressure or humidity from the 
surroundings and produces electrical or optical signals. An analog-to-digital converter 
or ADC in the microcontroller unit (MCU) converts the analog signals produced by 
the sensor and sends to the central processing unit or CPU. The CPU performs 
computation and processing the data, controls all the functionalities by the node. The 
MCU has memory storage to store the received data, processed information and 
instructions or code. The transceiver, which is the radio unit of the node, is controlled 
by the MCU to send and receive data. A power management unit (PMU) controls, 
allocates and supplies the required energy to each of these components. The PMU in 
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an autonomous wireless sensor node also consists a power boost converter with batter 
management to harvest the energy from ambient source like light using a solar cell to 
charge the rechargeable battery.  Choosing the appropriate component is vital to 
successfully design a low power autonomous wireless sensor node. Therefore, in the 
following sections, state-of-the-art commercially available off-the-shelf components 
for the sensor node such as MCU, transceivers, PMU and storage elements are 
compared in order to determine the best solution. 
6.3.1 Microcontroller Unit (MCU) and Radio Unit (Transceiver) 
A microcontroller unit processes the data collected by the sensors, drives a radio unit 
for connectivity and performs all other tasks in a node. The selection of the MCU and 
radio unit totally depends on the specific application and system requirements. A 
MCU is evaluated based on key features such as bit, flash, memory, operating voltage, 
power consumption and response time. The selection of a radio unit or a transceiver 
depends on important features such as transmitter power, current consumption in 
receive (RX) and transmit (TX) modes, receiver sensitivity, throughput, types of 
modulation and carrier frequency. There are number of commercially available 
devices that integrate MCU and transceiver on a single chip. This significantly 
simplifies the design process.  
Table 6.2: A comparison of various Micro-Controller Units (MCU)   
MCU 
Model Si1062 CC1310 MC12311 AX8052F151 PMA71x nRF9E5 
CPU 8051 
ARM 
Cortex – M3 
HCS08 
AX8052 (Semi 
RISC Core) 
8051 
8051 
compatible 
Bit 8 32 8 8 8 8 
Flash 64 KB 128 KB 32 KB 64 KB 6 KB 32 KB 
RAM/ 
SRAM 
4 KB 8KB and 
20KB 
2 KB 8.25 KB 256 
bytes 
4 KB and 
256 bytes 
ADC 10-bit 12-bit 12-bit 10-bit 10-bit 10-bit 
Operating 
Voltage 1.8-3.6V 1.8-3.8V 1.8-3.6V 2.2-3.6V 1.9-3.6V 1.9-3.6V 
Active 
Current 
160 
µA/MHz 
51 µA/MHz ~500 
µA/MHz 
150 µA/MHz 155.8 
µA/MHz 
250 µA/ 
MHz 
Sensor Supply 
Current 35 µA 
400 µA + 
8.2 µA/MHz - - - - 
Current in 
Power Down 
Mode 
120 nA 185 nA 450 nA 500 nA 590 nA 2500 nA 
Response 
Time from 
Power Down 
Mode 
2-50 µs 1097 µs ~595 µs 3000 µs 1410 µs 1000 µs 
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Table 6.2 shows a comparison of MCUs with integrated sub-1GHz transceivers: 
Silicon Labs’ Si1062 [6.29], Texas Instruments’ CC1310 [6.30], Freescale’s 
MC12311 [6.31], ON Semiconductor’s AX8052F15 [6.32], Infineon’s PMA71xx 
[6.33] and Nordic Semiconductor’s nRF9E5 [6.34]. It can be seen from Table 6.2 that 
the CC1310 from Texas Instruments has the best features among all the wireless 
MCUs. It has a 32-bit CPU and larger memory as well as lowest active mode current 
of 51 µA per MHz. The Si1062 from Silicon Labs, on the other hand, has the lowest 
current consumption in low power down or sleep mode. If the data traffic in a network 
is low, then the WSN remains inactive for a long period. Therefore, the current 
consumption in this mode would be vital for the overall power consumption of the 
WSN. In addition, the CC13010 deploys a sensor controller that can run autonomously 
from the rest of the system. The supply current required for the sensor is significantly 
higher than that of the simpler sensor in Si1062. Most importantly, the response times 
from the power down mode for the CC1310 and Si1062 are 1097 µs and 2-50 µs 
respectively. The other four devices have considerably higher current consumption in 
power down mode as well as in active mode and high response times.  
Table 6.3 shows a comparison of sub-1 GHz transceivers, which are integrated with 
the MCUs presented in Table 6.2.  
Table 6.3: A comparison of the sub-1 GHz transceivers integrated with the MCUs in Table 6.2  
Radio Transceiver 
Model Si1062 CC1310 MC12311 AX8052F15 PMA71xx nRF9E5 
Max. 
Transmitter 
Power 
+20 dBm +14 dBm +17 dBm +15 dBm +10 dBm +10 dBm 
Current RX  10/13 mA 5.5 mA 16 mA 17 mA Not available 12.5 mA 
Current TX 
(mA)  
@ +10 dBm 
18 mA 12.9 mA 33 mA 22 mA 16.9 mA 30 mA 
Receiver 
Sensitivity  
-126/-110 
dBm  
@500bps/40k
bps, GFSK 
-124 dBm 
@ 50kbps, 
GFSK 
-115 
dBm @ 
4.5kbps, 
FSK 
-98 dBm 
@ 
100kbps, 
FSK 
-70 dBm 
@ 
32kbps, 
FSK 
-100 dBm 
@ 50kbps, 
GFSK 
Max. 
Throughput 
1 Mbps 5 Mbps 300 kbps 600 kbps 32 kbps 50 kbps 
Modulation 
Type 
OOK, 
(G)FSK, 
4(G)FSK 
(G)FSK, 
MSK, 
OOK 
FSK, 
GFSK, 
MSK, 
OOK 
ASK, PSK, 
MSK, FSK 
ASK, 
FSK GFSK 
Carrier 
Frequency 
(MHz) 
142-1050 
315,433,47
0,500,779,
868,915, 
920 
315, 433, 
470, 500, 
779, 868, 
915, 920 
400-470, 
800-940 
315, 433, 
868, 915 
433, 868, 
915 
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It can be seen that the CC1310 from Texas Instruments has the minimum receive (RX) 
and transmit (TX) mode currents, and highest sensitivity. It also has the highest 
throughput. However, its maximum transmitter power is less than that of Si1062 from 
Silicon Labs. In addition, for a minimum order quantity of less than 2500 devices, the 
unit price of CC1310 is GBP 6.11; which is higher than that of GBP 4.11 for Si1062. 
The sensor nodes are deployed in hundreds and thousands in a wireless sensor 
network, therefore the price is also an important factor. Therefore, considering current 
consumption, response time, transmission power, sensitivity and price, Si1062 from 
Silicon Labs has been chosen as the best option for the processing unit with the 
integrated transceiver in designing this particular WSN application. 
 
Figure 6.2: Block diagram of the ultra-low power MCU with integrated high-performance sub-1 
GHz transceiver Si1062 from Silicon Laboratories [6.29]. 
Figure 6.2 shows the block diagram of Si1062. It uses a CIP-51 microcontroller core 
with a maximum system clock at 25 MHz; and it is totally compatible with the MCS-
51 instruction set. The system clock can be configured using any of its four oscillators. 
The Si1062 has a set of analog and digital peripherals including a 10-bit, 300 ksps 
analog-to-digital converter (ADC), a 16-bit accumulator, dual comparators, an analog 
multiplexer (AMUX), temperature sensor, timer and general purpose input/output 
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(GPIO) pins. The Si0162 allows a designer the total control to assign analog and digital 
functions to specific port pins. While in sleep mode, the digital peripherals do not 
consume any power. Analog peripheral like the radio unit needs to be shut down before 
going to any low power mode to reduce the power consumption.   
The Si1062 transceiver uses time division duplexing (TDD), which means it transmits 
and receives data packets by turns. It supports five different modulations schemes such 
as On-off keying (OOK), Gaussian frequency shift keying (GFSK), four-level GFSK 
(4GFSK), frequency-shift keying (FSK), and 4FSK. The Si1062 datasheet 
recommends GFSK modulation schemes for best performance and cleanest 
modulation spectrum. The transceiver in Si1062 has a Class-E power amplifier (PA) 
which is optimized to consume lowest current possible and thus provide very high 
efficiency. The PA is designed in single-ended configuration for simple antenna 
matching and lower budget.  
6.3.1.1 Temperature Sensor 
Access to the on-chip temperature sensor on Si1062 can be directly gained through 
the ADC multiplexer. The ADC mux channel have to select the temperature sensor to 
measure the temperature.  
 
Figure 6.3: Transfer function of the temperature sensor. 
The voltage measured (VTemp) by the temperature sensor is converted to temperature, 
Temp (°C), by using (6.1) by the transfer function shown in Figure 6.3.  
    slopeOffsetVCTemp Temp /25    (6.1) 
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The values of slope and offset in (6.1) and other electrical characteristics of the 
temperature sensor are given in Table 6.3. 
Table 6.4: Electrical characteristics of the on-chip temperature sensor on Si1062 [6.29]  
Parameter Test Condition Min. Typ. Max. 
Linearity  - ±1 °C  
Slope  - 3.40 mV/°C  
Slope Error  - 40 µV/°C  
Offset Temp = 25 °C - 1025 mV  
Offset Error Temp = 25 °C - 18 mV  
Temperature Sensor Settling Time  Initial Voltage = 0V - - 3.0 µs 
Supply Current  - 35 µA - 
6.3.1.2 External Reset as Wake-up Source 
The power management unit (PMU) on Si1062 allows normal, idle, sleep, suspend 
and sleep mode. Amongst these five power modes, the sleep mode is the lowest power 
consumption state. While in sleep mode, the smart clock, port match, comparator or 
the reset pin can be used as a wake-up source. The system can also be put into a 
predefined default condition using one of the reset sources in Si1062. The external 
reset (RST) pin allows a circuit to put the MCU into a reset state. The device exits the 
sleep mode at any falling edge on RST. However, in order to force a system reset, the 
active low on the RST pin has to be more than 15 µs. The wake-up receiver designed 
for the WSN utilizes this feature to wake-up the MCU in Si1062 from sleep mode.   
6.3.1.3 Antenna Selection 
An antenna is fundamental component for designing any wireless communication 
system. It converts electrical signals in electromagnetic waves and vice versa and 
radiates into free space so that they can travel the maximum distance possible. The 
most important criteria to select an antenna for RF applications are performance, size 
and cost. Table 6.5 shows the advantages and disadvantages of some commonly used 
antenna types.  
Table 6.5: A comparison of various antenna types. 
Type  Advantages  Disadvantages 
Whip Antenna + good performance - Expensive 
- Large size 
PCB Antenna + low manufacturing cost 
- Difficult to design 
- Large size at low frequency 
Chip Antenna 
+ small size 
+ less influenced by interference 
- Medium performance 
- Medium cost 
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As it can be seen from Table 6.5 that a whip antenna is the best solution if performance 
is the only priority. However, this type antenna is relatively expensive and larger in 
size. The wavelength λ at the frequency of operation determines the length of a whip 
antenna. The most commonly used whip antenna is an omni-directional quarter-
wavelength or half-wavelength monopole antenna. This antenna consists one metal 
conductor of the length of λ/4 or λ/2 and radiates in all directions. The frequency of 
operation for this WSN has been chosen to be 868 MHz in order to comply with 
European ZigBee recommendations [6.35]. It is also compatible with smart meters for 
homes in UK [6.36] to ensure a better management of energy within in the building. 
The length of the whip antenna in the wireless MCU development kit from Silicon 
Labs [6.37] is 19.5 cm. This large size would prevent the designed WSN from 
achieving the desired small size and compactness.  
Microstrip or PCB antenna is another type of antenna that is frequently used in RF 
applications. However, designing a PCB antenna is not straightforward. In addition, 
these antennas suffer from low power and efficiency. Chip or ceramic antenna offers 
a solution that is a compromise between all the required criteria of an antenna. A chip 
antenna consists a conductor with in a high dielectric material like ceramic, which 
results in slower velocity of propagation. Thus, the antenna is small at the frequency 
of operation. At the same time, these antennas are less influenced by any interference, 
which makes them ideal for compact design or three-dimensional structure.  
Therefore, an 868 MHz ultra-compact omni-directional chip antenna in a surface-
mount package with a characteristic impedance of 50 Ω from LinX Technologies 
[6.38] has been chosen for the WSN.  
 
Figure 6.4: Photograph of the whip antenna and the chip antenna. 
Figure 6.4 shows a size comparison of the chip antenna, just 1.6 cm in length, and the 
whip antenna, which is 19.5 cm in length. However, there is a trade-off between 
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compactness and performance. This chip antenna has a maximum gain is +0.5 dB 
compared to +2 dB of the whip antenna. Therefore, it has a shorter range of 2 meters 
than the whip antenna, which has a range of more than 4 meters. 
6.3.2 Power Management  
Since the WSNs are expected to operate autonomously when the availability of 
ambient light might be limited, the functions of a power management unit or PMU is 
crucial. Firstly, it must manage and allocate the limited energy to each component in 
the node. Secondly, it must efficiently acquire the low output power produced by the 
solar cells in indoor condition which is in the range of microwatts. The selection of 
the PMU is usually done on the basis of its quiescent current, voltage range, efficiency, 
low voltage operation and capability to extract the maximum power from a solar cell. 
A variety of commercial integrated circuit (IC) already exist for energy harvesting. 
Table 6.6 compares Texas Instruments’ BQ25504 [6.39], Analog Device’s ADP5090 
[6.40], Linear Technology’s LTC3105 [6.41], Maxim Integrated’s MAX17710 [6.42], 
ST Microelectronics’ SPV1050 [6.43] and Silicon Labs’ TS3300 [6.44] power 
management ICs (PMICs).  
Table 6.6: A comparison of various power management integrated circuits. 
PMIC BQ25504 ADP5090 LTC3105 MAX17710 SPV1050 TS3300 
Input 
Voltage 
Range 
0.13 – 3V 0.08-3.3V 0.225-5V 0.75 – 5.3V 0.15-18V 0.6-3V 
VIN (Cold 
Start) 
330mV 380 mV 250 mV 750 mV 550 mV 600 mV 
Quiescent 
Current 
<330 nA 320 nA 24 µA 
635 nA 
(linear 
charging), 1 
µA (boost 
charging) 
1.7-2.6 
µA 
10.8 µA 
Maximum 
Efficiency 
93% 93% 91% N.A. 92% 84% 
Output 
Voltage 
2.5-5.25V 2.2-5.2V 1.6-5.25V 4.15-5.3V 2.2-5.3V 1.8-3.6V 
MPPT yes yes Yes No yes no 
It can be seen from Table 6.6 that BQ255504 and ADP5090 have the best 
performances considering input and output voltage range, cold start voltage, quiescent 
current and efficiency. Both implement the maximum power point tracking (MPPT) 
to ensure the maximum efficiency in energy harvesting from the solar cell itself. Any 
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of these two ICs could be chosen for the energy harvester. The PMU designed for the 
prototype WSN is based on the Texas Instruments BQ25504.   
6.3.2.1 Theory of Operation and Design of the Power Management Unit 
Figure 6.5 shows the schematic diagram of the power management unit designed based 
on the suggested application circuit by Texas Instrument for typical solar energy 
harvesting [6.39]. The pin configuration of the BQ25504 IC is also depicted in Figure 
6.5 and the function of each pin is briefly described in Table 6.7.  
 
Figure 6.5: Schematic diagram of the power management unit (PMU) circuit using BQ25504 IC. 
Table 6.7: Pin functions of the BQ25504 IC [6.39]  
PIN I/O Description 
No. Name 
1 VSS Input General ground connection. 
2 VIN_DC Input DC voltage input from the solar cell. 
3 VOC_SAMP Input Sampling input voltage for the MPPT circuit. 
4 VREF_SAMP Input Voltage provided by the MPPT circuit. 
5 OT_PROG Input IC over-temperature threshold pin. 
6 VBAT_OV Input Battery overvoltage threshold. 
7 VRDIV Output Voltage divider biasing voltage. 
8 VBAT_UV Input Battery undervoltage threshold. 
9 OK_HYST Input Battery okay voltage hysteresis threshold. 
10 OK_PROG Input Digital input for IC over temperature threshold. 
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11 VBAT_OK Output Digital output for indicating battery is okay. 
12 AVSS Supply General ground connection. 
13 VSS Supply General ground connection. 
14 VBAT I/O Connected to the rechargeable battery. 
15 VSTOR Output Connection for the boost charger output, typically 
connected to the load. 
16 LBST Input Inductor connection for boost charger switching node. 
Cold-Start and Boost Charging   
If the VSTOR voltage is above the threshold voltage called VSTOR_CHGEN which is of 
typically 1.8 V, then the main boost charger can efficiently harvest the energy from 
the solar cell with an output voltage as low as 130 mV. However, if VSTOR < 
VSTOR_CHGEN, then cold-start (CS) circuit is activated instead of main boost charger. 
The CS circuit requires a minimum input voltage, VIN (CS), of 330 mV and a minimum 
input power, PIN (CS), of 15 µW to operate. It is important that this minimum required 
input voltage and power for the power management IC is small enough that it can 
harvest the microwatts of power produced by the solar cells in indoor condition. This 
circuit has very low efficiency and its only objective is to charge VSTOR above 
VSTOR_CHGEN so that the main booster can operate. During this time, all the others 
features are turned off.  
Maximum Power Point Tracking  
Figure 6.6 shows the measured I-V characteristics and the corresponding power 
produced by a dye-sensitized solar cell panel in indoor condition.  
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Figure 6.6:  Measured I-V and P-V characteristics of a dye-sensitized solar cell panel displaying short-
circuit current (ISC), open-circuit voltage (VOC) and maximum power point (MPP). 
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The open-circuit voltage (VOC), the short-circuit current (ISC), the maximum power 
point (MPP) and solar cell power conversion efficiency (ηSolar Cell) are the most 
important parameters to characterise a solar cell.  The ISC is the maximum output 
current from the solar cell when there is no load or short-circuit condition. In Figure 
6.6, ISC = current at V = 0 V. The VOC is the maximum voltage capacity of the solar 
cell in the absence of current. In Figure 6.6, VOC = voltage at I = 0 A. The power P = 
IV is zero at both of these points and the maximum power from a solar cell is produced 
at a point, known as the MPP, between the two points. The voltage and current at MPP 
are VMP, Solar Cell and IMP, Solar Cell respectively. The ratio of VMP, Solar Cell and VOC is 85%. 
To maximize the power extracted from the solar cell or panel, BQ25504 implements 
a MPPT controller circuit. It acquires a new reference voltage every 16 s by 
occasionally deactivating the charger for 256 ms and sampling a fraction of the solar 
cell’s open-circuit voltage (VOC, Solar Cell) at VIN_DC pin. For most of the solar cells, the 
maximum power point (MPP) is typically at 70-85% of their VOC. The ratio of MPPT 
is set to 78% by using a simple external circuit with resistors ROC1, ROC2 and ROC3 
which work as a voltage divider between VIN_DC and ground with mid-point at 
VOC_SAMP.  
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The sample voltage is stored in the external capacitor CREF connected to the VREF_SAMP 
pin. The boost converter regulates the input voltage (VIN_DC) to this reference voltage 
to extract the maximum power from the solar cell.   
The inductor, resistors and capacitors are selected by following the guideline of 
recommended values by Texas Instruments [6.39] are seen in Table 6.8: 
Table 6.8: Values for the inductor, resistors and capacitors for the PMU circuit 
Component Description Min. Nom. Max. 
CHVR Input Capacitance 4.23 µF 4.7 µF 5.17 µF 
CSTOR Storage Capacitance 4.23 µF 4.7 µF 5.17 µF 
CBAT Equivalent Battery Capacitance 100 µF   
CREF Sampled Reference Storage Capacitance 9 nF 10 nF 11 nF 
CBYP1, CBYP2 Bypass Capacitance  0.1 µF  
ROC_SUM Total Resistance for setting MPPT 
Reference 
18 MΩ 20 Ω 22 Ω 
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ROK_SUM Total Resistance for setting VBAT_OK 
Reference 
9 Ω 10 Ω 11 Ω 
RUV_SUM Total Resistance for setting VBAT_UV 
Reference 
9 Ω 10 Ω 11 Ω 
ROV_SUM Total Resistance for setting VBAT_OV 
Reference 
9 Ω 10 Ω 11 Ω 
LBST Input Inductance 19.8 µH 22 µH 24.2 µH 
Since the total resistance value for setting the MPPT reference is 20 MΩ, the values 
for ROC1, ROC2 and ROC3 can be determined by rewriting (6.2) as (6.3) and (6.4).   
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The values of ROC1, ROC2 and ROC3 used in this design are 10 MΩ, 4.42 MΩ and 5.6 
MΩ respectively. 
Battery Overcharging and Discharging Protection 
In order to protect the 3.0 V rechargeable battery from excessive charging voltages, 
the overvoltage (VBAT_OV) threshold is set to 3.15 V using external resistors ROV1 and 
ROV2 and its value, when the battery voltage is increasing, is given by (6.5): 
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The voltage VBIAS is a reference voltage. The values of resistors ROV1 and ROV2 are 
calculated by (6.6) and (6.7) respectively.  
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 MMMRRR OVSUMOVOV 05.495.5101_2                   (6.7) 
The boost charger is disabled if the battery voltage reaches VBAT_OV threshold. The 
boost charger starts working again when the battery voltage is below the threshold of 
(VBAT_OV-VBAT_OV_HYST) where VBAT_OV_HYST is an internal hysteresis voltage.   
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To save the battery from being deeply discharged and damaged, an undervoltage 
threshold voltage (VBAT_UV) of 2.20 V is determined by using external resistors RUV1 
and RUV2.  The value of VBAT_UV when the batter voltage is decreasing is given by: 
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The values of resistors RUV1 and RUV2 are calculated by (6.9) and (6.10) respectively.  
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In order to VBAT_UV feature to be functional, the load and battery must be connected to 
VSTOR and VBAT pins respectively. When the VSTOR is above VBAT_UV plus an internal 
hysteresis voltage VBAT_UV_HYST, the VSTOR and VBAT pins are effectively shorted via 
an internal PMOS FET. When the VSTOR < VBAT_UV, the VSTOR and VBAT pins are 
disconnected.  
Battery Voltage in Operating Range (VBAT_OK) 
To determine if the battery voltage is at the acceptable level of 2.44 V to turn on the 
system load, external resistors are used to set the threshold voltage VBAT_OK. When 
battery voltage is decreasing, the threshold is given by (6.11): 
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When the battery voltage is increasing, the threshold is given by (6.12): 
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The logic high and low levels of this signal is equal to VSTOR and ground respectively. 
The VBAT_OK_PROG threshold has to be equal and greater than VBAT_UV threshold. The 
values of the resistors ROK1, ROK2 and ROK3 can be determined from (6.13) - (6.15) 
respectively. 
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Thermal Shutdown 
In order to protect the rechargeable battery from being damaged at high temperature, 
the BQ25504 utilizes an integrated temperature sensor to scan the junction 
temperature of the device. When the OT_PROG pin is connected to low, the 
temperature threshold is typically 65°C with a hysteresis of 5°C. If the temperature 
threshold is passed, then the boost charger is deactivated and charging stops until the 
temperature goes back to below the threshold.  
6.3.2.2 Layout 
In order to avoid unstable operation and electromagnetic interference problems in the 
power management circuit, the printer circuit board layout needs to be designed 
carefully.  
 
Figure 6.7: Layout of the designed power management unit (PMU) using BQ25504 IC. 
All the input and output capacitors and inductors are placed as close as possible to the 
respective pins of the IC as seen in Figure 6.7. To reduce the impact of any noise on 
the voltage setting nodes with high impedance, the external resistors are also placed 
as close as possible to corresponding pins so that the shortest trace could be realized 
between the pin and the midpoint of the voltage divider.  For the main current and 
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power ground paths, the traces are designed to be short and wide. Short traces are used 
for non-power ground paths as well. Figure 6.7 shows the designed layout of the PMU. 
6.3.2.3 Selection of Storage Element 
There are two major commercially available energy storage solutions for wireless 
energy harvesting sensors: batteries and supercapacitors. In a lot of cases, the lifetime 
of a sensor node depends on the storage element lifetime, therefore, it is important to 
choose the appropriate storage element.  
A battery stores electrical energy in chemical form. In a battery, positive and negative 
terminals or electrodes are separated by the electrolyte. When a battery is connected 
to an electric circuit, the chemical reactions in the electrolyte cause a build-up of 
electrons at the negative electrode which then flow through the external circuit to the 
positive electrode. This process is reversible in a rechargeable battery. There can be 
various combinations of materials used for electrodes and electrolytes. Table 6.9 
compares the characteristics of four most commonly used rechargeable batteries: lead 
acid, nickel-cadmium, nickel-metal, hydride and lithium-ion, in this case lithium 
manganese, batteries.    
Table 6.9 A comparison of commonly used rechargeable batteries 
Specifications Lead 
Acid 
Nickel-
Cadmium 
Nickel-metal-
hydride 
Lithium-
Manganese 
Specific Energy (Wh/kg) 30-50 45-80 62-120 100-150 
Charge Time (hour) 8-16 1-2 2-4 1 or less 
Cycle Life (80% discharge) 200-300 1000 300-500 500-1000 
Self-Discharge/Month 5-15% 20% 30% < 5% 
Cell Voltage (V) 2  1.2  1.2 3-3.7  
Discharge Cutoff Voltage 1.75 1  1 2.5-3  
Internal Resistance (mΩ/V) < 8.3 17-33 33-50 6.6-20 
Coulombic Efficiency ~90 % ~70-90% ~70-90% 99% 
Toxicity High High Low Low 
The charge storage capability of a battery is called “battery capacity” and expressed 
as the product of time and current it can constantly supply during that duration. The 
specific energy is the essentially the battery capacity per unit mass. The lithium 
manganese battery has comparatively high specific energy of 100-150 Wh/kg which 
makes it ideal as a small-sized rechargeable storage element for a wireless sensor node. 
The internal resistance of a battery depends on the chemical and physical properties 
of the battery. A battery can be made of one or more cells. Therefore, a combination 
of cells is required in a battery with lower cell voltages. This can further increase the 
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internal resistance of the battery. Higher values of internal resistance in nickel-
cadmium and nickel-metal-hydride batteries opposes the flow of current and reduce 
the coulombic efficiency, which indicates the ratio of output and input charges in a 
battery during discharging and charging. Due to low internal resistance of 6.6-20 
mΩ/V, the lithium-manganese battery has the highest efficiency of 99%. This puts less 
stress on the battery and prolongs its cycle life which is determined by the numbers of 
charge-discharge cycles a battery can go through before it can no longer meet the 
required performance criteria. Table 6.9 shows that the nickel-cadmium and lithium-
manganese batteries have the longest cycle life of 1000 times.   
Due to electrochemical process in the battery even when it is not being used, it loses 
stored energy. This self-discharge depends on battery chemistry and temperature. 
Lithium-manganese batteries also have the advantage of low self-discharge rate of less 
than 5% per month. Therefore, considering all the characteristics, lithium ion battery 
is the best option from the available rechargeable batteries. 
Capacitors are also being used as storage element in wireless sensor nodes. A capacitor 
consists two conductors separated by a dielectric material. When voltage is applied, 
an electric field is created between the conductors and positive and negative charges 
are collected on them and thus the capacitor stores energy using these static charges. 
A supercapacitor has conductors with bigger surface area and thinner electrolyte 
dielectric materials than a conventional capacitor and as a result, it can achieve greater 
capacitance value. Table 6.10 shows a comparison of typical supercapacitor and li-ion 
battery.  
Table 6.10 A comparison of supercapacitor and battery 
Specifications Supercapacitor Li-ion Battery 
Voltage 2.3-2.7 V 3.-3.7 V 
Charging Time 1-10 seconds 60 minutes or less 
Discharge Time Seconds Hours 
Discharge 
Characteristics 
Linear: Reaches voltage 
threshold quickly, prevents full 
use of energy spectrum 
Exponential: Steady voltage, 90-
95% energy is delivered before 
reaching threshold voltage 
Self-Discharge 50% in 30-40 days Less than 5% in 30 days 
Cycle Life >500, 000 500-1000 
Service Life 10-15 years 5-10 years 
Specific Energy  1-10 Wh/kg 100-150 Wh/kg 
Specific Power  1000-10,000 Wh/kg 1000-3000 Wh/kg 
Charge Temperature -40 to 65°C 0 to 45°C 
Discharge Temperature -40 to 65°C -20 to 60°C 
Cost per kWh $ 10,000 $ 250 - $ 1000 
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It can be seen from Table 6.10 that a supercapacitor has higher specific power of 1000-
10000 Wh/kg compared to 1000-3000 Wh/kg of a li-ion battery. This makes it an ideal 
choice for burst-mode power delivery where high power is required within 
microseconds to minutes. It can also be charged 300 times faster than a li-ion battery 
and can go through approximately 500 times more charging-discharging cycles; and 
as a result, it has longer service life. However, it has lower specific energy of 1-10 
Wh/kg compared to 100-150 Wh/kg in a battery. As the specification of an 
autonomous wireless sensor node requires long operation time, a rechargeable battery 
is more suitable due to its higher energy density. In addition, due to exponential 
discharge characteristics, a battery can retain the voltage steadily and delivers 90-95% 
of its stored charge before reaching the threshold voltage. On the other hand, a 
supercapacitor exhibits a linear discharge characteristic and therefore, quickly reaches 
the threshold voltage before delivering the stored energy. The higher self-discharge 
rate in a supercapacitor also makes it unsuitable for an autonomous operation of a 
wireless sensor node.   
Thin-film battery is one of the emerging technologies for energy storage. Thin-film 
batteries can operate over a wide range of temperature and can also be charged faster 
than the li-ion batteries [6.45], [6.46]. These batteries are capable of supplying high 
continuous and pulsed currents, have low self-discharge rate of less than 5%, can go 
thorough 1,000-10,000 charging and discharging cycles and have long life-time of 
more than 10 years [6.45]. However, thin-film batteries suffer from low specific 
energy of 13-34 Wh/kg. The overall capacity of a battery is limited by the mass of 
electrolyte material [6.46]. Since the layer thickness cannot not be more than few 
micrometres [6.45], the total capacity is low. In addition, the thin-film batteries are 
still expensive. A number of companies have been commercializing solid-state thin 
film rechargeable batteries and the market is predicted to grow even more. With the 
capacity increased and price reduced, in future thin-film batteries will eventually be 
the best solution for storage elements in energy harvesting.  
Considering the characteristics, a lithium-ion coin cell battery has been chosen as the 
storage element in the WSN. The rechargeable battery of choice is ML-614S/FN, a 
3.0 V Manganese Lithium battery with a capacity of 3.4 mAh from Panasonic [6.47]. 
The battery has sufficient capacity for the specified operation and at the same time can 
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be charged with the solar cells under indoor light in a short period, which is very 
important for an autonomous WSN.  
During reception and transmission, the transceiver requires 13-18 mA of current 
within 15 µS causing a large and fast system load transient. This might cause the CSTOR 
capacitor to briefly discharge below the VBAT_UV threshold. This results in BQ25504 
switching off the PFET between VSTOR and VBAT and turning off the booster charger. 
In some cases, the CSTOR capacitors may possibly discharge further and drop below 
the VSTOR_CHGEN threshold. This would cause BQ25504 to go in cold start. The battery 
has a 10 µA discharge current which is not sufficient to meet this surge current 
requirements of the Si4440 radio transceiver in Si1062. Therefore, an external 
capacitance of 2000 µF is used in parallel with the storage element to provide the 
necessary short-term, high power bursts for the transceiver. This solution can also be 
achieved by increasing CSTOR, but this would increase cold-start time.   
6.3.3 A Study of the Performance of Solar Cells for Indoor 
Autonomous Wireless Sensor Node  
6.3.3.1 Solar Cell Basic 
A photovoltaic cell or solar cell is a device that converts light energy of a photon 
directly into electricity by the photovoltaic effect.  
 
Figure 6.8:  Band diagram of a p-n junction solar cell and the photovoltaic effect. 
When light shines on a solar cell, the material which is usually semiconductor p-n 
junction absorbs some of the photons if the energy of the photon is equal or higher 
than its bandgap as shown in Figure 6.8. This raises electrons from valance band to 
higher energy state conduction band. If the electron-hole pairs are generated on the p-
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type silicon of the solar cell and the electrons are diffused in the depletion region 
before recombining, then they are moved across to the n-type by the built-in electric 
field and kept it there. The presence of light and charge separation process creates 
excess electrons and holes on the n-type and p-type sides respectively which results in 
charge separation.  
 
Figure 6.9:  Conventional p-n junction solar cell.  
Now if the p-type and n-type sides of the solar cell are connected via an external circuit 
as shown in Figure 6.9, then electrons travel through the circuit and power a load and 
reach the p-type semiconductor to recombine with holes. The generated current is 
called photo current (Iph) and the light energy absorbed by the electron is used in 
powering the load.   
 
Figure 6.10:  Equivalent circuit of a solar cell.  
Figure 6.10 shows an equivalent electrical circuit of a solar cell represented by a 
current source connected in parallel with a diode, a series resistance (Rs) because of 
solar cells internal and contacts resistances and a parallel resistance (Rp) to represent 
the leakage of current in the solar cell.   
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The output current (I) can be defined by the Shockley solar cell equation (6.16): 
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In (6.16), the second term is the reverse diode current where I0 is the saturation current 
of the diode in the dark, q is the electron charge (1.60 10-19 coulomb), V is the output 
voltage of the cell at the terminals, n is the diode ideality factor, kB is the Bolzmann 
constant (1.38 10-23 m2 kg s-2 K-1) and T is the ambient temperature in kelvin (K). In 
an ideal solar cell, n = 1, Rs = 0 and Rp = ∞. 
The efficiency of a solar cell is the ratio of its electrical output power to its input 
power, which is the power of the incident light on the active area of the cell. The 
maximum efficiency of the solar cell (ηmax, Solar Cell) can be obtained using (6.17): 
INMAXCellSolarMAX PP /,      (6.17) 
In an energy harvester, the overall efficiency of the system depends on the solar cell 
and the power management unit. The efficiency of the power management unit (ηPMU) 
is obtained from the datasheet of the BQ25504 [6.39] and depends on its input voltage 
(VIN, PMU) and current (IIN, PMU) which corresponds to the VMP, Solar Cell and IMP, Solar Cell 
from the solar cell at its MPP. The overall system efficiency (ηSystem) is then calculated 
using (6.18): 
PMUCellSolarMAXSystem   ,     (6.18) 
6.3.3.2 Types of Solar Cells 
Based on the materials used, solar cells can primarily be classified into two categories: 
silicon and non-silicon based technologies. Currently, silicon-based solar cell 
technology is accounted for more than 80% of the total production of commercial solar 
cells [6.48]. The remaining market is shared by technologies based on materials such 
as copper indium diselenide (CIS), copper indium gallium diselenide (CIGS) and 
cadmium telluride (CdTe). Emerging technologies such as organic, dye-sensitised, 
perovskite and group III-V solar cells are still under development. The following 
section briefly describes monocrystalline silicon, polycrystalline silicon, amorphous 
silicon, gallium arsenide, dye-sensitized and perovskite solar cell technologies that are 
studied for indoor energy harvesting for the designed wireless sensor node.  
Chapter 6 
207 
 
Crystalline Silicon Solar Cells 
The majority of commercial silicon solar cells are single-crystal silicon wafers 
fabricated by the Czochralski method. The single crystal of silicon is usually very 
pure. In the monocrystalline or just crystalline silicon (c-Si) solar cell p-n junction is 
formed by boron doped p-type and phosphorous doped n-type regions. The lower 
installation cost, durability and longevity are the primary advantages of c-Si collar 
cells.  
Polycrystalline Silicon Solar Cells 
Large wafers with multiple silicon crystals or polycrystalline silicon (poly-Si) are 
fabricated using plasma-enhanced chemical vapour deposition where silicon is melted 
and then poured into a large mould. Compared to c-Si, poly-Si manufacturing process 
is less expensive, and has higher throughput. Like c-Si, poly-Si solar cells also have 
less impurities, but often defects are introduced by grain boundaries. Like c-Si, poly-
Si collar cells also have the advantage of durability and longevity.    
 
Figure 6.11: Photograph of six types of solar cell. 
Amorphous Silicon Solar Cells 
Amorphous silicon (a-Si) solar cell is one of the thin-film technologies. In a-Si, the 
silicon atoms do not follow a pattern and are randomly arranged. Many of the silicon 
atoms remain unpaired and as a result, they have dangling bonds. The a-Si has 
increased light absorption coefficient due to the disorder, but also suffers from high 
density of defects because of the dangling bonds. As a solution, Hydrogen atoms are 
Crystalline Silicon Polycrystalline Silicon Amorphous Silicon
Dye-sensitized GaAs Perovskite
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introduced in order to passivate these dangling bonds. Therefore, a-Si is basically an 
compound of silicon and hydrogen which is produced using chemical vapour 
deposition of gases containing silane (SiH4). Another advantage is the relatively cheap 
mass production cost compared to crystalline silicon cells.   
Gallium Arsenide Solar Cells 
Gallium arsenide (GaAs) is a group III-V compound semiconductor material with a 
direct energy bandgap, excellent electron mobility and high light absorption 
coefficient. As a result, GaAs solar cells are highly efficient. Liquid encapsulated 
Czochralski or Bridgmann method is used to grow single crystals of GaAs. The high 
cost of raw materials and manufacturing is the major disadvantage of this technology.   
Dye-Sensitized Solar Cells 
The dye-sensitized solar cell (DSSC) is a non-silicon based emerging solar cell 
technology that offers a technically and economically reliable substitute to current p-
n junction solar cells based on silicon due to its good efficiency and low manufacturing 
cost. A DSSC consists a light-absorbing dye with broad absorption band, typically 
based on ruthenium or osmium, on a wide band semiconductor material like titanium 
dioxide (TiO2) nanoparticles. The charges are separated and injected from the dye into 
the conduction band of TiO2 at the interface.  
Perovskite Solar Cells 
Perovskite solar cell is another emerging photovoltaic technology that showed very 
fast and significant improvement in efficiency over a very short period of time. It 
replaces the liquid in a DSSC with perovskite. The material and manufacturing costs 
are also cheap. A perovskite is a compound material that has the same crystallographic 
structure as the mineral named perovskite. The most effective perovskite solar cells 
produced so far have the following combination of materials in the generic perovskite 
form ABX3: 
A: A positively charged organic atom such as methylammonium (CH3NH3+) 
B: A positively charged inorganic atoms such as lead (II) (Pb2+) or tin (Sn+). 
X3: A negatively charged smaller halogen atom such as chloride (Cl-) , boron 
(Br-) or iodine (I-).  
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The structure of the perovskite solar cell is same as that of DSSC.  
6.3.3.3 Comparison of the Different Solar Cells Studied 
The manufacturers only specify the solar cell efficiencies at outdoor condition and 
there has been very little study of these different solar cell technologies in indoor 
conditions. Figure 6.12 shows the external quantum efficiency (E.Q.E) for different 
solar cells under standard test condition (STC) with AM 1.5 or 1 sun spectrum and an 
intensity of 1000 W/m2.  
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Figure 6.12: The external quantum efficiency of the six solar cells under outdoor solar spectrum (AM 
1.5G) and illumination spectrum of the sun and white LED. 
The E.Q.E. is the ratio of the number of electrons collected by the solar cell to the 
number of incident photons of a given energy on the solar cell. If the energy of the 
incident photon Eph is less than the energy band gap Eg of the material (Eph < Eg), then 
the photon is not collected by the solar cell and this results in non-absorption loss and 
the E.Q.E becomes zero. The entire spectrum of sunlight covers a range of 
electromagnetic radiation from 250 nanometres (nm) to 3200 nm and the 
corresponding photons have energy varying from 5 electron-volts (eV) to 0.4 electron-
volts (eV). Since the energy band gap Eg of crystalline and polycrystalline solar cell is 
1.1 eV [6.49], they absorb most of the photons in outdoor condition. Therefore, the 
E.Q.E of c-Si and poly-Si solar cells are close to maximum for a broad range of 
wavelengths.  
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As discussed in Section 6.3.3.1, the photons with energy Eph larger than the bandgap 
Eg are absorbed by the solar cell and electron-hole pairs are generated. However, the 
extra energy Eph-Eg is lost by the excited electrons to the lattice atoms via a process 
called thermalization [6.50]. Therefore, in such cases, only a fraction of the total 
energy of the collected photons is converted into electricity. The cell efficiency, which 
can also be called as conversion efficiency, is given by the ratio of the electrical output 
power to the power of incident light. The cell efficiency is affected by this 
thermalization loss. This loss can be reduced if the emission spectrum of the light 
source and the absorption spectrum of the material of the solar cell, which depends on 
the energy band gap, match closely. 
The human eye is sensitive to the electromagnetic radiation in the range of 
wavelengths from 390 nm to 700 nm and is typically most sensitive at 555 nm.  The 
specific emission spectra of artificial light sources such as incandescent, compact 
fluorescent light bulbs and light emitting diode (LED) typically range from 400 nm to 
700 nm and peak at different wavelengths. The cool white LED lamp has illumination 
wavelengths ranging from 400 nm to 750 nm and peaks at around 475 nm, which 
corresponds to the photons with the energy of 3.54 - 1.65 eV and 2.6 eV respectively. 
The cool white LED light is considered a very efficient artificial light source since its 
emission spectrum matches closely with the visible light spectrum.  
The energy band gaps of GaAs, Perovskite and a-Si are 1.424 eV [6.49], 1.9 eV [6.2] 
and 1.55 eV [6.51] respectively. The spectral sensitivity or spectral response of these 
solar cells to cool white LED is more suitable since their absorption spectra match 
closely to the emission spectrum of this light compared to c-Si and poly-Si solar cells. 
Therefore, these solar cells would suffer less from thermalization loss under this light. 
Beside external quantum efficiency and thermalization loss, the cell efficiency also 
strongly depends on the intensity of the light source. In standard test condition (STC), 
the solar cells are characterized under an intensity of 1000 W/m2 or 100 mW/cm2, 
whereas the typical intensity of indoor light sources is usually less than 0.1 mW/cm2. 
The studies in [6.52], [6.53] show that the efficiency does not have a linear relationship 
with light intensity. The results demonstrate that the efficiency of crystalline silicon 
solar cells under the light intensity of 200-1000 W/m2 differs very less from the 
maximum value. However, below the light intensity of 100 W/m2, the efficiency 
decreases linearly. On the other hand, the efficiencies of GaAs, a-Si [6.53] and DSSC 
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[6.52] solar cells change only slightly for the whole range of intensity. Interestingly, 
the results in [6.52] in fact show that the efficiency of a-Si solar cells increases under 
lower intensity. According to the Shockley solar cell equation (6.16), lower value of 
series resistance Rs and higher value of parallel resistance Rp (Figure 6.10) result in 
higher output current from the solar cell, and consequently improve the efficiency. 
The authors in [6.50], [6.52] reported that under high light intensity, the series 
resistance Rs and at low light intensity, the parallel resistance have strong influence on 
the efficiency of the solar cells. These parameter values strongly depend on solar cell 
technologies and even manufactures. The a-Si solar cell naturally has high parallel 
resistance Rp [6.53], and therefore displays lowest decreases in efficiency under lower 
light intensity. 
The solar cell efficiency clearly depends on the external quantum efficiency, 
thermalization loss, and emission spectrum and intensity of the light source. However, 
all the commercially available solar cells are characterized under standard test 
condition (STC) of AM 1.5 or 1 sun spectrum and 1000 W/m2 light intensity; and 
unfortunately, no standard test condition exists for indoor condition since the emission 
spectrum and light intensity varies greatly depending on the light source and 
environment. The efficiency of a solar cell also varies with temperature. However, in 
indoor condition the temperature variation is typically small and its influence can be 
ignored. Therefore, the cell efficiency can be measured at room temperature. Amongst 
the various solar cell technologies, a comparison of commercially available solar 
panels of amorphous silicon (a-Si) and crystalline silicon (c-Si) technologies showed 
that a-Si solar panel has higher power density of 15 µW/cm2, outperforming its c-Si 
counterpart which has a power density of 9 µW/cm2 under indoor condition of 300 lux 
[6.54]. A comparison in [6.55] showed that a-Si solar cells have higher power density 
and efficiency than even early prototypes of dye-sensitized solar cells (DSSC) at low 
illuminance level of less than 300 lux. At 300 lux, both technologies showed a power 
density of 10 µW/cm2. Perovskite solar cells have the advantage of low cost compared 
to GaAs and Si technologies. The performance of perovskite solar cells evaluated in 
[6.2] shows that small-area cells (5.1 mm2) display a maximum efficiency of 22.55 - 
27.4% compared to 18.6 - 20.4% efficiency for large-area cells (5.4 cm2) under 100-
1000 lux. A comparison of DSSC and GaAs solar cells in [6.3] showed the latter to 
have higher power density of 25 µW/cm2 compared to DSSC (5 µW/cm2) in indoor 
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conditions of 300 lux. Since the efficiency of a solar cell depends on the emission 
spectrum and intensity of the artificial light source, it is crucial that the solar cells are 
characterised in an environment similar to its intended application. 
6.3.3.3.1 Experiment Setup 
The wavelength of illumination from LED and fluorescent lamps ranges from 350 nm 
to 750 nm.  The average of measured illuminance, using lux and power meters, in an 
indoor condition (i.e. an office) is about 330 lux or 60.79 µW respectively. The 
corresponding light intensity is calculated to be 77.40 µW/cm2. 
Figure 6.13 shows the measurement setup designed to maintain a stable and constant 
light intensity of 77.40 µW/cm2 throughout the duration of the study. Inside the 
Brackenheath I1010W, a 10 W cool white LED, is used as the light source. Multiple 
black light filters are used to reduce the light intensity to the desired level of 77.40 
µW/cm2 while the white wall of the cube reflects the light which allows to achieve 
uniformity.  
 
Figure 6.13: Designed measurement setup with a controlled environment of 77.40 µW/cm2 light 
intensity using a 10 W cool white LED and light filters. The solar cell is located at the top centre. 
The I-V characteristics of each of the solar cell panels are measured using a Keithley 
4200-SCS under this controlled light intensity at room temperature, and corresponding 
current and power density are calculated.  
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6.3.3.3.2 Characteristics of the Solar Cells   
Figure 6.14 shows the measured characteristics of the solar cells studied. The 
performance of the perovskite solar cell corresponding to light intensity of 330 lux is 
interpolated from the results in [6.2] under various light intensities ranging from 200 
to 1000 lux.   
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Figure 6.14: Measured solar cell characteristics under the controlled light intensity of 77.40 µW/cm2. 
The number of solar cells and total area of each panel are different and further described in Table 6.10. 
Table 6.11 A comparison of properties and characteristics of the six solar cells studied. 
Type of 
Solar 
Cell 
No. of 
Cells in 
Panel 
VOC 
(V) 
ISC 
(µA) 
Dimension 
(cm) 
Area 
of 
Unit 
Cell 
(cm2) 
Total 
Area 
of 
Panel 
(cm2) 
Power 
Density 
at MPP 
(µW/c
m2) 
Unit 
Effic
iency 
(%) 
System 
Efficie
ncy 
(%) 
c-Si 8 2.0 699.56 7.7 1.2 9.24 73.12 7.91 10.22 9.10 
Poly-Si 8 1.5 319.07 5.6 1 5.6 44.8 3.99 5.16 4.54 
a-Si 9 2.89 233.35 5.2 0.61 3.18 28.62 12.07 15.59 14.03 
DSSC 4 (parallel) 
0.6 194.41 1 1 1 4 22.0 28.42 22.74 
GaAs  
[6.3]  1 
0.90 - - - 8.55 8.55 26.07 28.03 24.10 
Perovkite 
[6.2]  1 
0.71 200.08 - - 5.44 5.44 19.32 20.4 17.34 
Table 6.11 summarizes the properties and measured results for the solar cells. It also 
compares the reported performances of perovskite and GaAs solar cells. The 
performance of DSSC is calculated from small area cells of 1 cm2 each and since they 
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do not display the higher value of internal resistance observed in large-area cells, the 
efficiency is expected to be overestimated by about 10 - 15% compared to large-area 
cells. It can be observed that under the light intensity of 77.40 µW/cm2, the GaAs solar 
cell has the highest power density of 26.07 µW/cm2, followed by DSSC and perovskite 
and then a-Si. The c-Si and poly-Si solar cells, although show the highest values of 
external quantum efficiencies under outdoor solar spectrum (Figure 6.12), display the 
poorest performance in indoor condition due to thermalization loss, spectral mismatch 
with white LED and decrease in efficiency under low light intensity as discussed in 
section 6.3.3.3.  
The results show that in indoor condition, DSSC and GaAs solar cells are comparable 
and are currently the best technologies to achieve desired harvested power required 
for the operation of an autonomous wireless sensor node utilizing minimum area due 
to their high-power densities. The material and manufacturing cost of GaAs solar cell 
is significantly higher than DSSCs and perovskite solar cells. The range of power 
densities of DSSC in different studies indicate that as a technology DSSC still has not 
matured yet. The perovskite solar cell technology is also developing at a very fast rate. 
Therefore, it can be concluded that considering performance and cost, DSSC and 
perovskite solar cells are the best choice for indoor light energy harvesting.  
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Figure 6.15: The relationships between battery charging time and open circuit voltage, short-circuit 
current and harvested power by the power management system from the solar cells. As expected the 
charging time strongly depends on the harvested power. 
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Figure 6.15 shows the charging characteristics of the rechargeable battery as function 
of open-circuit voltage (VOC), short-circuit current (ISC) and harvested power 
(PHarvested). As expected, the solar cell panel which has the maximum harvested power 
charges the battery fastest from a nominal voltage of 2.8 V to 3.0 V. However, the 
voltage and current at the MPP are also relevant since the efficiency of the power 
management system depends on VIN, PMU and IIN, PMU. For the power management 
system in this WSN, the efficiency is nearly independent above VIN, PMU = 1.8 V and 
IIN, PMU = 200 µA.  
It can be noted from Figure 6.15 that for a reasonable charging time of 60 minutes, an 
average harvested power of 300 µW is required. Considering a power management 
unit efficiency (ηPMU) of 90%, the power from the solar cell at its input needs to be 
333 µW. The total active area required for the solar cell panel using DSSC, which is 
the best choice in indoor condition, is 333 µW / (22 µW/cm2) or 15 cm2. In order to 
achieve a system efficiency of 90%, the possible best arrangement is achieved when 
three DSSCs of 5 cm × 1 cm area are connected in series to obtain ISC of 243 µA and 
VOC of 1.8 V. 
6.3.4 Wake-up Receiver 
In a WSN, the transceiver or radio unit consumes the highest amount of power in 
operation. If the data traffic is low, then the power consumed by this unused hardware 
during the idle time can become significant. Table 6.12 shows the current consumption 
of the transceiver in Si1062 in various modes of operation. 
Table 6.12 Current Consumption and Duration of Various Operation Modes in  
Operation Mode Current  Duration 
Transmit 13 mA 15 msec 
Receive 18 mA 10 msec 
Ready state 1.8 mA 3599.9 sec 
Shut down 30 nA 3599.9 sec 
Considering the supply voltage of 3 V and three transmission and reception per hour, 
the energy consumption per day for each of these operation modes can be calculated.  
JmsVmAdayperenergyTx 04212.024315313       (6.19) 
JmsVmAdayperenergyRx 0583.024315318     (6.20) 
JsVmAdayperenergydemoeadyR 5.466249.359938.1    (6.21) 
JsVnAdayperenergydemoShutdown 0078.0249.3599330   (6.22) 
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It is observed that if the radio unit is in a ready state at all times, then the transceiver 
in Si1062 requires 1.8 mA current compared to shut down mode current of just 30 nA 
[6.29].  In such a case, while idle, the radio unit consumes 466.5 Ws or joules in one 
day. This is even higher than the combined energy consumption for transmission and 
reception. Such high energy consumption would prevent the WSN to operate 
autonomously with limited energy; and for this reason, the development kit supplied 
by Silicon Labs [6.37] uses two 1.5 V AA batteries with 2300 mAh - 2850 mAh 
capacity, mini USB connector or an external power supply to operate. Since the power 
consuming components are only required to be active for a short period, the average 
power consumption of the transceiver, and consequently the WSN can be reduced 
significantly if they are put into sleep mode during idle time.  
Duty cycling has been a popular and energy efficient choice to utilize this low activity 
rate compared to always-on mode. The WSN periodically changes its state between 
active and sleep modes. Once in active mode, the MCU executes the commands and 
performs its task, sends the data and subsequently goes back to low power sleep mode 
and the radio unit is completely shut down. For example: the smart clock (RTC) in 
Si1062 can be used as a timer to wake-up the MCU in a particular interval. In duty-
cycling technique if the neighbouring nodes in the network are not properly 
synchronized, then the receiver node might still be in sleep mode when the sender 
node is ready. In such a case, the sender node should wait until the receiver node wakes 
up to forward the data packet. In high duty-cycle, this might create the problem of 
increased latency in data transmission.  
Implementing a wake-up receiver (WuR) can resolve this problem. The WuR is an 
asynchronous method that uses a dedicated circuit that constantly listens to the 
wireless channel. If a wake-up signal is detected by the WuR, then it quickly wakes 
the MCU up from sleep mode which then powers up the radio unit for data reception 
and transmission. This helps to overcome the problem of latency in duty cycle. Since 
the WuR is always on while the rest of the WSN is in sleep mode, its power 
consumption should be extremely low so that overall power consumption of the WSN 
does not increase significantly with the inclusion of a WUR.  
There are mainly two categories of WuR: passive and active wake-up receivers. As 
the names suggest, an active wake-up receiver has some active components such as 
low-noise amplifier (LNA), local oscillator (LO) in the circuit. It has the advantage of 
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longer operating range, but as the same time consumes more power than a passive 
wake-up receiver which suffers from shorter operating range of less than two meters.  
The reported wake-up receivers use either Frequency Shift Keying (FSK) [6.56] or 
On-Off Keying (OOK) [6.57] modulation schemes as they can be easily demodulated. 
However, the WuR receivers designed for FSK signal suffers from the disadvantage 
of high power consumption since they use frequency synthesizer such as a local 
oscillator compared to the envelope detectors in WuR designed for OOK signal. The 
power consumption of the WuR in [6.56] is 126 μW, whereas it is just 51 μW [6.57] 
for a WUR using OOK signal. It must be mentioned that the WuR in [6.57] uses a 
low-noise amplifier (LNA) to improve the sensitivity of the WuR. The power 
consumption can be reduced even further by using only passive elements. Therefore, 
in order to design a low power autonomous WSN, a passive wake-up receiver using 
OOK modulation scheme is implemented in this work.   
6.3.4.1 Design and Implementation 
The WuR is designed primarily based on the designs described in [6.58], [6.59]. There 
are mainly two differences between this design and the one presented in [6.58]. Firstly, 
this design implements a two-stage voltage multiplier instead of a four-stage voltage 
multiplier. Secondly, in place of a voltage divider consisting two resistors to determine 
the threshold voltage of the comparator, the WuR in this work incorporated the 
adaptive threshold generator from the design presented in [6.59]. The major difference 
between WuR design in this work and the one in [6.59] is that the latter has the 
capability to process Media Access Control (MAC) data communication protocol 
which is an addressing mechanism. This feature enables a wake-up signal to wake up 
a particular node in a wireless sensor network with multiple nodes. It can considerably 
reduce the interruption from other communications.    
The WuR uses mostly passive elements to achieve low power consumption. Figure 
6.16 shows the three blocks of the designed WuR: the matching network, 2-stage 
voltage multiplier that acts as an envelope detector, an adaptive threshold generator 
and a digital comparator.  
 
Chapter 6 
218 
 
 
Figure 6.16:  The schematic diagram and block diagram of the wake-up receiver.  
 
Figure 6.17: Measured (a) Input OOK signal. (b) Output from the envelop detector. (c) Adaptive 
threshold voltage. (d) PWM output from the comparator captured in oscilloscope.  
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Input Matching Network 
The wake-up signal in on-off keying (OOK) modulation received by the antenna is 
shown in Figure 6.17 (a). The first part of the WuR circuit after the antenna is the input 
matching network. It matches the impedance of the rest of the circuit to the 50 Ω chip 
antenna to transfer maximum power of the received signal to the next stage of the 
WuR. The matching network is designed using two reactive elements: a series inductor 
(L1) and a parallel capacitor (C1).  
Envelope Detector and Voltage Multiplier 
The strength of the received signal is usually very weak because of the path loss during 
radio wave transmission. Therefore, the next part of the WuR is a two-stage voltage 
multiplier consisting the capacitors C2-C5 and the diodes D1-D4. It also acts as an 
envelope detector to extract the low frequency envelope from the received high 
frequency OOK signal. The RF Schottky diodes HSMS-2852 from Avago 
Technologies [6.60] are used as these have very low threshold voltage and are able to 
operate at high frequencies. The output of this part of the circuit can be seen in Figure 
6.17 (b).  
Adaptive Threshold Generator and Digital Comparator 
The last part of the circuit consists an adaptive threshold generator (R1 and C6) and a 
digital comparator. The implementation of adaptive threshold technique has two 
benefits: 
1. Rather than being fixed, the value of the threshold voltage for the comparator 
changes based on the strength of the signal received at (a). This increases the 
dynamic range of the WuR. 
2. It uses the energy from the antenna for its operation which reduces the power 
consumption. 
The output from the adaptive threshold generator is shown in Figure 6.17 (c). The 
maximum value is 50% of the signal level at (b). The comparator converts the analog 
signal into a digital signal with appropriate voltage levels corresponding to the “high” 
and “low” logical levels of the MCU. The output from the comparator which is the 
final output from the WuR is a pulse width modulated (PWM) signal as shown in 
Figure 6.17 (d). The nano-power comparator TS881 from ST Microelectronics [6.61] 
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is the only active component in the WuR circuit and it typically requires 210 nA 
current to operate.  
The wake-up signal is an OOK modulated signal with a data rate of 120 kbps. The 
PWM signal from the comparator output has a period of 8.33 µs. When there is an 
active low at the reset pin on the transceiver for more than 15 µs as it can be seen in 
Figure 6.18, the WSN wakes up from its sleep.   
 
Figure 6.18: Measured PWM output from the comparator captured in oscilloscope.  
6.3.4.2 Energy Consumption of the WSN 
Figure 6.19 shows a measured current pulse profile of the MCU and radio transceiver 
in the WSN during its operation. The current consumption for each step is calculated 
by multiplying current and time interval. After waking-up (A), the MCU “active 
mode” is initialized to execute the commands (B). After that the radio goes in to “ready 
state” (C) and then transmits the packet (D). Finally, the MCU shuts down the 
peripherals (E) and goes back to sleep. 
 
Figure 6.19:  Measured current consumption of the MCU and radio transceiver in the autonomous 
WSN captured in oscilloscope.   
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The total current consumption (IExecution) during application execution time (TExecution) 
of 386 ms is 2.25 mAs. If a wake-up signal is sent after a time period (Tperiod), the total 
current consumption in sleep mode (ITotal Sleep Mode Current) can be calculated using (6.23) 
where ISleep Mode is the combined sleep mode current for MCU and WuR: 
 ExecutionPeriodModeSleepModeSleepTotal TTII    (6.23) 
For a period of 20 minutes, the total current consumption in sleep mode is 1.21 mAs. 
Now the average current consumption for WSN can be calculated using (6.24). 
  PeriodExecutionModeSleepTotalAverage TIII /    (6.24) 
The power management system disconnects the battery from the load when the 
nominal voltages drops to 2.6 V which corresponds to 0.8 mAh of the battery capacity. 
For an average current consumption of 2.88 µA, the hours of operation without any 
energy harvesting can be estimated using (6.25). 
AverageICapacityBatteryoperationofHours /   (6.25) 
Without any input from the solar cell, the WSN can operate for 277 hours or can 
complete 833 transmissions.  
 
Figure 6.20:  Photograph of the prototype wireless sensor node.  
The performance of the WSN on this work is summarized in Table 6.13 and compared 
with commercial WSN from Cymbet Corporation [6.62]. The WSN in this design has 
lower current consumption in both active and sleep modes. In addition, it also has 
longer range and wider bandwidth. 
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Table 6.13 A summary of autonomous wireless sensor node performance 
 Cymbet This Work 
Sleep Mode Current 1100 nA 800 nA 
Sleep Mode Current with Wake-
Up Receiver 
No Wake-Up Receiver 1010 nA 
Active Mode Current 270 µA / MHz 160 µA / MHz 
Maximum Output Power +1 dBm +20 dBm 
Sensitivity -104 dBm -126 dBm 
Range <1 meter >2 meters 
Bandwidth 83.5 MHz 908 MHz 
Battery Capacity 100 µAh 3.4 mAh 
Area of Solar Cell 32.94 cm2 15 cm2 
Operation without Solar Cell 
Input 
Total 25 transmissions 
before reaching battery 
cut-off voltage of 3.3 V 
(3.8 V Battery) 
Total 833 transmissions 
before reaching battery 
cut-off voltage of 2.6 V 
(3.0 V Battery) 
However, it can be noted in Table 6.13 that the operational range of the wireless sensor 
node is around 2 meters, which is significantly less than the range that would be 
achieved considering the transmitted power of +20 dBm and receiver sensitivity of -
126 dBm. The receiver sensitivity Psensitivity is the lowest signal power level at which 
the receiver can detect an RF signal and demodulate the data to obtain the useful 
information.  Therefore, the received power should be always greater than the receiver 
sensitivity. The Friis Transmission Formula [6.63] which describes the relationship 
between the transmitted and received power in free space can be written as [6.64]:  
2
4





R
GGPP rttr 
    (6.26) 
In (6.26), Pr is the received power, Pt is the transmitted power, and Gt and Gr are 
transmitter and receiver antenna gains respectively. The term  24 R  represents the 
path loss, where λ is the wavelength of the signal and R is the range or distance 
between the transmitter and receiver. The path loss is caused by the free space loss. 
As the transmitted signal propagates, it attenuates or becomes weaker with increasing 
distance between transmitter and receiver, and consequently it becomes more difficult 
for a receiver to detect the signal. 
However, the free space loss alone cannot represent a realistic situation. In real-world, 
there are system losses at the transmitter and receiver due to insertion loss in the 
transmission line and any loss due to an impedance mismatch with the antenna. In 
addition, losses are also introduced by the interaction between the electromagnetic 
signal and environment and there might not be a clear line-of-sight path for 
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propagation. The range can also be degraded by other unpredictable factors. Therefore, 
designers usually consider additional and temporary path losses or signal fading called 
fade margin which can be tolerated before system performance is impacted. Therefore, 
taking total system loss Lsys and fade margin FM into account for a realistic situation 
[6.65], (6.26) can be written as: 
2
4





RLF
GGP
P
sysM
rtt
r 
   (6.27) 
The maximum range can be calculated by rewriting (6.27) as the following equation 
by considering the receiver sensitivity:  
 2
2
max 4

sysMysensitivit
rtt
LFP
GGP
R   (6.28) 
Since, fc where c is the speed of light and f is the frequency of the signal, (6.28) 
can be expressed as:  
           fdBmLdBmFdBmPdBiGdBiGdBmP sysMysensitivitrttmetersR 10log2055.27)(max 10)(
      (6.29) 
It can be seen from (6.29) that the maximum range can be improved by increasing the 
transmitted power, transmitter and receiver antenna gains and receiver sensitivity; and 
also by reducing fade margin and losses. For given transmitted power, antenna gains, 
receiver sensitivity, path loss and no fade margin considered; the maximum range 
depends on the system loss which is generally associated with losses at the transmitter 
and receiver due to insertion loss in the transmission line and any loss due to an 
impedance mismatch with the antenna. Figure 6.21 shows the measured return loss of 
the impedance matching circuit of the wake-up receiver. 
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Figure 6.21:  Measured input return loss of the impedance matching circuit of the wake-up receiver. 
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The high return loss of 3.24 dB at the frequency of 868 MHz indicates a mismatch of 
impedances between the 50 Ω chip antenna and the wake-up receiver which has an 
impedance of (2.54 - j*40.22) Ω. This impedance mismatch leads to mismatch loss. 
The most commonly stated indicator of impedance mismatch in the datasheet of an 
antenna is the voltage standing wave ratio (VSWR). A perfect match, although never 
obtainable, would have a VSWR of 1:1.  While a VSWR of less than 1.5:1 is desirable, 
a VSWR of 2:1 is usually the standard for an antenna to display acceptable 
performance [6.38]. For the designed wake-up receiver, the corresponding VSWR for 
the return loss of 3.24 dB is 5.424:1, and this high return loss or VSWR leads to 
significant mismatch loss. The value of reflected power due to mismatch can be 
calculated using the following equation: 
  2100% PowereflectedR     (6.30) 
Where,  20/10 LosseturnRtCoefficieneflectionR    (6.31) 
For the return loss of 3.24 dB, 45.47% power of the incident signal is reflected and 
54.53% is transferred from the antenna to the wake-up receiver. This inefficiency 
causes high system loss, and consequently, the maximum range is decreased. In other 
words, since the received power can be expressed as: 
)()()()()()()( dBmLdBmLdBmFdBiGdBiGdBmPdBmP syspathMrttr  (6.32) 
Therefore, the received power decreases when the losses increase. However, the 
condition Pr > Psensitivity must be satisfied for the wake-up receiver to produce useful 
output signal. Hence, to increase the received power, the distance between transmitter 
and receiver is reduced to decrease the path loss to compensate for the higher system 
loss.  
Therefore, to improve the range of the wireless sensor node, the input matching 
network of the wake-up receiver should be improved to reduce the return loss to less 
than 9.54 dB to achieve a VSWR of 2:1 or less. The matching network is designed 
using transmission lines and discrete components such as series inductor and shunt 
capacitor. The wake-up receiver also consists components such as diodes, capacitors, 
resistors, comparator and transmission lines which are within proximity due to the 
compact design. This might lead to unintended electromagnetic coupling between the 
circuit elements and thus introduce coupling induced mismatch. Therefore, three-
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dimensional (3D) electromagnetic (EM) simulations should be performed to design 
and optimize the matching network, as well as the physical layout of the wake-up 
receiver if necessary. Although manufacturer models for the discrete components have 
been used in ADS for designing the matching network, the impact of component 
tolerances on the performance has not been evaluated. In future design, this effect 
should also be considered. In addition, designing the matching network using 
transmission lines by replacing the inductor and capacitor can also be considered to 
avoid the loss and parasitic effects associated with the discrete components. Future 
designs should also include a fade margin to avoid the effects of unpredicted and 
temporary losses and allow the wireless sensor node to maintain the desired range 
through its operation.       
6.4 Summary  
In this chapter, a comprehensive comparison of six different solar cell technologies 
for indoor light energy harvesting under a controlled light intensity of 330 lux, which 
corresponds to typical office illumination, is presented.  The results show that DSSC 
and GaAs solar cells exhibit similar performances in indoor condition. However, 
considering the material and manufacturing cost DSSC and perovskite solar cells are 
the best options for designing an autonomous wireless sensor node. A 3.0 V 
Magnesium Lithium rechargeable battery with a capacity of 3.4 mAh and an external 
capacitor of 2000 µF in parallel are used as the energy storage elements. The design 
and implementation of an autonomous WSN, which has an average power 
consumption of 8.64 µW for a period of 20 minutes is described. Without any input 
from the solar cell, the WSN can transmit 833 times before reaching the battery cut-
off voltage of 2.6 V. A DSSC solar cell panel with the area requirement of 15 cm2 and 
the power management system can harvest adequate energy with excellent efficiency 
for the autonomous operation of the WSN from under indoor light intensity of 77.40 
µW/cm2. The area of the WSN can be further reduced in future prototypes by 
designing the MCU and WuR on the same printed circuit board and by using single 
chip antenna for the transceiver and the WuR. The range of the wireless sensor node 
can also be extended by improving the matching network of the wake-up receiver. 
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This thesis describes the implementation and extension of an analytic approach that 
facilitates the design of RF power transistors and amplifiers. It has been verified that 
the analytic approach, using expressions derived from an equivalent circuit model, 
yields optimum impedance values and reasonably accurate predictions of the RF 
performance of power amplifier before the fabrication of prototypes. This proved to 
be effective and helpful for designing RF PAs using commercially available RF 
transistors since the large-signal models provided by most vendors generally lack the 
required accuracy. The analytic approach is utilized to gain an understanding of the 
relationship between the device performance, the elements of devices and package 
models, S-parameters and I-V characteristics. This can be easily applied from the 
design stage to commercially available devices to reduce time and costs related to 
amplifier design and also the development and optimization of devices and packages 
for RF applications.  
This thesis describes the design and implementation of an autonomous wireless sensor 
node. The power consumption of a WSN has been reduced by choosing the appropriate 
hardware and employing a wake-up receiver to reduce the active and idle mode 
currents. The low power consumption together with ambient energy harvesting can 
allow a wireless sensor node to be autonomous and considerably extend its operating 
lifetime. A study is carried out to evaluate and compare the performance of six solar 
cell technologies under indoor light condition. The results and observations can be 
useful for future research using this technology.   
7.1 Main Achievements 
The main results that have been presented in the thesis are summarised here.  
New Analytic Expressions  
New expressions are derived to calculate the optimum source and load impedances 
and to predict the performance of a radio frequency power amplifier. The expressions 
include additional extrinsic elements for the parasitic introduced by the package which 
allow to evaluate the effects of a package on the optimum impedance values and 
performance. 
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Validation of Analytic Approach for High Power Amplifiers  
For the first time, the validity and accuracy of the analytic approach are demonstrated 
at a high frequency of 3.25 GHz for high power GaN based devices with measured 
results of prototype amplifiers designed for the impedance values obtained from the 
analytic expressions.  
Optimization of Impedance Values for Different Criteria 
The analytic approach is extended to determine the optimum impedance values and 
predict the RF performance for different criteria of maximum gain, linearity and 
efficiency. A study of the responses of silicon LDMOS and GaN HEMT using this 
approach demonstrated that the latter is relatively immune to optimization due to 
higher value of feedback capacitance and output conductance.   
A Comparison of Six Solar Cell Technologies for Indoor Energy Harvesting and 
Design of an Autonomous Wireless Sensor Node 
A comprehensive comparison of six different solar cell technologies for indoor light 
energy harvesting under a controlled light intensity of 330 lux, which corresponds to 
typical office illumination, is carried out. The dye-sensitized and perovskite solar cells 
are found to be the best options considering both performance and cost. The design 
and implementation of an autonomous wireless sensor node using commercially 
available components is presented. By including a wake-up receiver in the design, the 
overall power consumption has been reduced significantly.  
7.2 Future Work 
The work in this thesis can be improved and extended to obtain a more complete set 
of tools that will help researchers and engineers to design and optimize radio frequency 
transistors, amplifiers, and wireless sensor nodes and network. Few potential 
directions of future research are suggested below. 
Design of Broadband Power Amplifiers 
All the present cellular technologies up to 4G work in the frequency range of 300 MHz 
to 3 GHz; and therefore, there are many different frequency bands in use around the 
world. In addition, the wide range of new services and applications and the rapid 
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growth in wireless data traffic will require broader and adjacent channel bandwidth 
for communication systems for future 5G cellular network. Traditional RF systems 
require separate amplifiers and support components for each band. A broadband 
amplifier can provide a single front end that can handle a wide range of frequencies 
with desired performance across the whole band. This can significantly reduce the cost 
and complexity of RF design. The work in this thesis focused on amplifiers designed 
at one frequency. The analytic approach can be extended to design broadband power 
amplifiers. By calculating the RF performance of the device at a range of frequencies 
and load resistance values, an optimum load resistance can be chosen that gives the 
best trade-off between RF performance and broadband operation. 
Evaluation of Analytic Approach at Higher Frequency 
The requirement for broader and adjacent channel bandwidth for communication 
systems for future 5G cellular network cannot be totally addressed by current available 
bands. Therefore, it will be necessity to use spectrum resources at higher frequency 
range. In this thesis, the analytic approach to design linear amplifiers is extended up 
to a high frequency of 7.5 GHz and the accuracy of the calculated results has been 
validated by comparing with harmonic balance simulation results. The validity and 
accuracy of analytic approach is demonstrated with measurement of prototype 
amplifiers at a frequency of 3.25 GHz. In accordance with this work, the validity and 
accuracy of analytic approach should be evaluated at higher frequency with 
experimental results of prototype amplifiers. The equivalent circuit model and analytic 
expressions should be improved as necessary. 
Study of Dispersion Effects on the Extrinsic and Intrinsic Parameter Values 
The frequency-dependent dispersion effects on the RF performance have been studied 
in thesis using the I-V characteristics under DC and pulsed conditions. The values of 
intrinsic and extrinsic parameters in the equivalent circuit model are extracted from S-
parameters measurements under continuous wave conditions. Since the behaviour of 
RF transistors differs between continuous wave and pulsed stimulus, the work in this 
thesis can be extended by extracting the parameter values from pulsed S-parameter 
measurements and then using the analytic approach to the study the impact of 
dispersion effects on the intrinsic and extrinsic parameters and the RF performance by 
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comparing the calculated results using the parameter values obtained from CW and 
pulsed S-parameter measurements.  
Improvement of the Range of the Wireless Sensor Node 
The range of the wireless sensor node in this work in limited by the high return loss at 
the input due to impedance mismatch between the ware-up receiver and the antenna. 
Therefore, the input matching network should be improved to reduce the return loss 
and thus increase the range of the wireless sensor node. The wake-up receiver and the 
matching network consist discrete components and transmission lines within 
proximity due to the compact design. This might lead to unintended electromagnetic 
coupling between the circuit elements and coupling induced mismatch. Three-
dimensional electromagnetic simulations can be performed to design and optimize the 
matching network, as well as the physical layout of the wake-up receiver if necessary. 
The impact of component tolerances on the performance should also be considered. In 
addition, a fade margin should be considered to avoid the effects of unpredicted and 
temporary losses and allow the wireless sensor node to maintain the desired range 
through its operation.  
Design and Implementation of an Autonomous Wireless Sensor Network 
The work in this thesis only considered two nodes communicating with each other, 
whereas in an actual application, a wireless sensor network would be consisting of 
more nodes. Therefore, the wake-up receivers should be designed to make sure only 
the target node wakes up from sleep mode.  
In wireless sensor network with multiple nodes, the data traffic for an individual is 
expected to be higher than the considered scenario in this work as the nodes often have 
to relay the packets from other nodes. Therefore, the total number of receive and 
transmit and consequently the power consumption of an individual node would also 
increase. Therefore, the required power to be generated from energy harvesting and 
corresponding size of the solar cell panels should be determined from further study 
based on the network.  
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Glossary 
Adapter A two-sided coaxial component that enables connection 
between two dissimilar connectors or cables. 
Admittance A measure of the ease with which alternating current flows in 
a circuit; it is the reciprocal of the impedance of an electric 
circuit 
Ambient 
Temperature 
Temperature of the air surrounding any electrical component 
or device. 
Amplifier An active device that takes an input signal and produces an 
output signal of the same frequency with higher power level.  
Analog-to-Digital 
Converter (ADC) 
A device that changes an analog signal to a digital signal of 
corresponding magnitude.  
Antenna An RF component or device used to transform electric power 
traveling through a conductor, such as transmission line, into 
electromagnetic wave in free space and vice versa.  
Antenna Gain The maximum ratio of an antenna’s maximum radiation 
intensity, the ability to focus or receive power, in a given 
direction relative to a standard; the standard is usually an 
isotropic radiator or a dipole.  
Attenuation The decrease in the power of an electric signal with distance 
in the direction of propagation due to the losses in the 
transmission medium.  
Attenuator A device or network that absorbs part of an input signal and 
transmits the remainder with minimal distortion. 
Back-off A technique used to reduce the intermodulation products for 
multiple carriers to avoid distortion in amplifiers when 
operated near saturation. A 6 dB back-off is defined by a 6 
dBm difference between the input signal power required for 
saturation and that applied.  
Band Gap The energy difference between the top of the valence band and 
bottom of the conduction band of a material. 
Base Station A transceiver in radio communication system that is 
permanently positioned in a specific geographical location. A 
mobile radio transceiver establishes connection with a base 
station to gain access to the telephone network. 
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Bias Network In an RF power amplifier, the bias network is a circuit 
designed to apply the proper DC bias to the appropriate 
terminals of the transistor and to isolate the DC voltages and 
currents from interfering with the RF operation of the circuit 
and vice versa. 
Bit  The fundamental unit of data in a computer, short for “binary 
digit”, that has a single binary value of either “0” or “1.” 
Bit rate The number of bits transmitted per second. 
Characteristic 
Impedance 
An intrinsic property of a transmission line defines the 
frequency-dependent measure of opposition to an alternating 
current travelling through it. For a uniform line, it is not 
dependent on its length and can be calculated based on the 
physical dimensions and dielectric properties of the 
transmission line structure. Most RF and microwave systems 
and components have a characteristic impedance of 50 Ohms. 
Continuous Wave 
(CW) 
Periodic and usually sinusoidal wave of constant amplitude, 
in contrast to a pulsed or modulated wave. 
Coaxial A transmission line formed by two concentric conductors 
separated by a dielectric designed to confine the fields and 
their energy in the medium between the two conductors. For 
example: in a coaxial cable the core which transmits the signal 
and the metallic shield have a dielectric insulator in between, 
and everything protected by plastic jacket. 
Conductor A material that presents very little resistance to electrically 
charged carriers, usually electrons, and allows them to move 
easily with the application of voltage; and thus, allows the 
flow of electrical current.  
Decibel (dB) In RF, decibel is a unit of measure equal to ten times the 
logarithm to the base 10 of a power ratio between two 
electrical signals.  
dBm Decibels referenced to 1 milliwatt. This is the standard unit of 
power level used in RF or microwave work. For example: 0 
dBm = 1 mW. 
dBi Decibels related to isotropic. dBi relates the gain of an antenna 
relative to an isotropic (perfectly spherical pattern) antenna. 
DC Block An electrical component, often a capacitor in series, used to 
prevent low frequencies or direct current (DC) components in 
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RF circuits without affecting the RF signal along a 
transmission line. 
Die An uncased discrete device or integrated circuit obtained from 
a semiconductor wafer.  
Dielectric A medium that acts as an electrical insulator due to its 
negligible or poor electrical conductivity. 
Dielectric 
Constant (εr) 
An electric property of an insulator or semiconducting 
material, which describes how differently electric fields will 
behave inside of the material as compared to air. For example: 
gallium nitride has a dielectric constant εr = 9 as compared to 
εr = 1 for air. 
Dielectric Loss Loss in power due to the transformation of electromagnetic 
energy into heat within the dielectric material. 
Electromagnetic 
Waves 
An electromagnetic (EM) wave is a combination of electric 
and magnetic fields moving through space carrying energy. In 
an EM wave, the fields oscillate perpendicular to each other 
and to the direction of propagation. 
Effective 
Dielectric 
Constant (εeff) 
The resulting effect of having two dielectric materials in a 
transmission medium. For example, in a microstrip 
transmission line, the electric field supported by the signal 
traveling through the conductor flow through both air and the 
substrate; and thus, it has an effective dielectric constant εeff. 
Electromagnetic 
Interference 
(EMI) 
Any unwanted electromagnetic signal or disturbance, usually 
can be generated by electronic circuits switching at high 
frequencies, that interrupts and often degrades or limits the 
performance of an electronic or electrical equipment. 
Envelope The waveform generated by connecting the peak values of a 
modulated carrier wave. 
Equivalent 
Circuit 
A combination of electric circuit elements chosen to represent 
the operation of a device by establishing the same 
relationships for voltage, current, and power. 
Fourier Analysis The process in which a complex waveform is decomposed 
into component waves, each having a certain frequency, 
amplitude and phase. 
Fourier 
Transform 
A mathematical technique to convert a time domain signal to 
a frequency domain signal and vice versa. 
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Frequency  The repetition rate of a periodic signal. The unit of frequency 
is hertz (Hz) which represents one cycle per second. 
Frequency 
Domain 
Representation of a signal by its frequency components 
Frequency Range The minimum and maximum frequencies between which a 
particular component will function properly as per its 
specification.  
Gain The ratio of the output power to the input power of an 
amplifier, usually expressed in dB. 
GHz A unit of frequency measure equal to 1000 MHz or a billion 
hertz. 
Ground The electrical “zero” state, used as the reference point to 
measure voltages in a circuit. 
Grounding A safety measure where a wire is intentionally connected to 
earth to carry electrical current under short circuit or other 
conditions that would be potentially dangerous. The 
grounding wire does not carry electricity under normal circuit 
operations.  
Harmonic Sinusoidal component of a periodic waveform that has a 
frequency equal to an integer multiple of the fundamental 
frequency. 
Hertz International standard term for cycles per second. For 
example: 60 cycles per second is equal to 60 hertz or 60 Hz. 
I-V 
Characteristics 
A set of graphical curves that describes the current through a 
device as a function of applied voltages across its terminals. 
Impedance (Z) Electrical property of a network that defines the frequency-
dependent measure of opposition to an alternating current 
travelling through it. Impedance is defined in Ohms (Ω) as the 
ratio of the AC voltage to the AC current at a given point in 
the network and usually represented in complex notation as Z 
= R + jX, where R is the ohmic resistance and X is the 
reactance. In case of DC voltage and current, impedance and 
resistance are the same. 
Insertion loss The loss due to the insertion of a component in a signal path. 
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Intermediate 
frequency (IF) 
The frequency produced when two signals are combined in a 
mixer circuit. 
Lattice Constant The length of the sides of the three-dimensional unit cell in a 
crystal.  
Light Emitting 
Diode (LED) 
An optical semiconductor device that emits light through 
spontaneous emission by a phenomenon termed as 
electroluminescence. When voltage is applied across an LED, 
which is essentially a forward-biased p-n junction, electric 
current passes through it. The electrons recombine with holes 
and release energy in the form of photons.  
Line of Sight The shortest possible straight line that can be imagined 
between a transmitter and a receiver. The strongest signal will 
be received if there are no obstacles in the line of sight. 
Matching 
Network 
A matching network is an electric circuit, connected between 
a source and its load, designed to maximise the power transfer 
from the source to the load. Its input impedance is the complex 
conjugate of the source output impedance, while its output 
impedance is the complex conjugate of the load impedance. 
Thus, it matches the source to the load and ensures maximum 
transfer of power. 
MHz A unit of frequency measure equal to 1000 kHz or a million 
hertz. 
Metallization The technique of deposing thin metallic coating layer on a 
semiconductor to form contacts and conductive paths for 
interconnection. 
Microstrip A transmission line consisting of a conductive strip and a 
ground plane separated by a dielectric.  
Microwave Electromagnetic waves with frequencies between 300 MHz 
and 300 GHz in electromagnetic spectrum.  
Noise Random fluctuations of electrical signals generated by natural 
disturbances or circuit components. 
Ohmic Contact A metal-semiconductor junction formed between a metal and 
a semiconductor that provides current conduction from metal 
to semiconductor and vice versa, and thus creating a low 
resistance, non-rectifying contact. 
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On-Off Keying 
(OOK) 
A binary form of amplitude modulation where the “on” state 
is represented by the presence of energy in the modulated 
wave and the “off” state is the absence of energy in the keying 
interval. 
Optimization The process or methodology of determining the values of a set 
of parameters that maximizes or minimizes an objective 
function to achieve the highest achievable performance of a 
design or system under the given constraints. 
Output Power The RF power delivered to the load. 
Package A die must be packaged to be useful. The die is connected 
within the package with bond wires connecting from pads on 
the die to lead pins on the package. The package protects the 
die from the environment and allows easy connection of the 
die with other components in the system. 
Pad A metallized area on the surface of a semiconductor die that 
allows the connection of bond wires or test probes the die. 
Passivation The process of forming an insulating dielectric layer directly 
over the surface of a die to protect it from contaminants, 
moisture or particles. 
PCB A PCB or printed circuit board is a flat sheet of insulating 
material with traces and pads of a conducting material such as 
copper printed or etched on it. Active and passive electronic 
components as well as integrated circuits are mounted on the 
pads and the traces connect the components together to form 
a working circuit. 
Power Amplifier An amplifier at the final stage of a system, operating at either 
audio or radio frequency range, that raises the signal power to 
the required level and delivers the power to a termination such 
as speaker, antenna, or resistive load. 
Power Supply An electronic device that converts one form of power from a 
source into a form which is needed by the equipment to which 
power is being supplied. For example: a bench top power 
supply unit converts mains electricity, which is alternating 
current, into direct current.  
Prototype A preliminary model of a product or system proves that the 
concept works and exhibits full or partial functionality of the 
final product. 
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Pulse A sudden change in the level of a signal over a relatively short 
period of time and a quick return to its original value which is 
normally constant. 
Pulse Width The length of time over which the value of the pulsed signal 
is at the transient level. It is measured by the elapsed time 
between the rising and falling edges of a single pulse 
Quality Factor 
(Q-factor) 
The quality factor (Q) a measure of the relationship between 
stored energy and rate of energy dissipation in an electrical 
component or a circuit. It can be obtained by:  
Q = 2 π * (Energy stored / Energy dissipated per cycle) 
A "high-Q" circuit has mostly reactive components as such 
inductor and capacitor, with low resistance. Hence the rate of 
energy loss is low and oscillations reduce more slowly. 
Radio Frequency Any of the electromagnetic wave in the general frequency 
range from 3 kHz to 300 GHz. It is also often used generically 
and interchangeably with the term microwave (300 MHz to 
300 GHz) for the high frequency circuit or signal. 
Return Loss A measure of reflected power on a transmission line due to 
impedance mismatch when it is terminated or connected to 
any passive or active device. Return loss, usually expressed in 
dB, is the ratio of reflected power to incident power.  
RF Power 
Amplifier 
A power amplifier capable of providing gain at radio 
frequencies. 
RF Choke A component, usually an inductor, that allows low frequency 
or DC to pass through, but blocks RF signals by presenting a 
very high impedance at radio frequencies. 
RF Power The RF power (PRF) is the maximum amount of mean or 
average power (Pavg) of an RF signal, expressed in watts, 
delivered to the load by an RF power amplifier over a 
complete period of time (T). 
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Here, p(t) is the instantaneous power, which is the power 
given at any instant of the time (t) over the duration of the RF 
signal. The average RF power delivered to the load R can also 
be written as: 
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Here, v(t) and i(t) are the instantaneous voltage and current. In 
RF circuits, the average currents and voltages are generally 
stated as root mean square or rms values. Therefore, the PRF is 
also known as rms power and expressed as: 
rmsrmsrms
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For a continuous wave, the PRF can be calculated as: 
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Since the sinusoidal term averages to zero over any number of 
complete cycles, the RF power for continuous wave RF signal 
can be expressed as: 
peakpeak
peak
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  
Here, Vpeak and Ipeak are the peak value of RF voltage and 
current.  
Resolution The smallest amount of change in the input signal that the 
device or instrument can detect reliably. 
Sampling The process used to convert a continuous-time signal into a 
discrete-time signal. 
Schematic An illustration that depicts how an electronic device is 
constructed. 
Schematic 
Diagram 
A diagram that shows the components and signal flow paths 
of an electronic circuit. 
Schottky Contact A metal-semiconductor junction formed between a metal and 
a semiconductor where the energy band forms a potential 
barrier known as the Schottky barrier to align the Fermi levels 
on both sides of the junction. The electrons must overcome the 
Schottky barrier in order to flow from the semiconductor into 
the metal and thus creates a rectifying contact. 
Schottky Diode A diode formed by the Schottky barrier junction, often chosen 
for its high switching speed and low forward voltage drop. 
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Semiconductor A material that can act as an electrical conductor or insulator 
depending on chemical alterations or external conditions. 
Examples are silicon and gallium arsenide. 
Settling Time The time required for a measurement system to stabilize to a 
specified accuracy limit. 
Shield (1) A conducting structure in an RF device that greatly reduces 
the effect of electric fields coming from one side onto the other 
side.  It is also known as field plate.  
(2) The metallic layer placed around the conductors in a cable 
or the metallic enclosure in measurement system, that 
prevents electromagnetic or electrostatic interference between 
the external fields and enclosed conductors or device under 
test.  
SMA Connector SubMiniature version A or SMA connector is a coaxial RF 
connector with both male and female versions with a typical 
frequency range of DC - 18 GHz. 
Spectrum A term usually used to describe the range of frequencies or 
wavelengths of electromagnetic radiation for any specific 
application. For example: the visible light spectrum refers to 
the electromagnetic radiation with wavelengths in the range of 
390 nm to 700 nm. All the known spectrums are collectively 
termed as electromagnetic spectrum.  
Substrate A thin slice of dielectric or semiconductor material over which 
transmission lines, circuit components and active devices are 
fabricated. A substrate can be a printed circuit board, a 
ceramic, or a semiconductor wafer. 
Termination A circuit element or device placed at the end of a transmission 
line that absorbs the signal energy, ideally with little to no 
reflection. 
Throughput The amount of information flow per unit time. 
Thin Film A thin layer of material, usually few nanometres to 
micrometres in thickness, deposited onto a substrate. 
Time Domain The specification of a signal as a function of time. 
Tolerance The total amount by which a quantity can vary. In order words, 
the tolerance is the difference between the maximum and 
minimum limits.  
 247 
 
Transceiver A device in a communication system that can serve as both 
transmitter and receiver. 
Transmission 
Line 
A conductive connection, made of conductors and dielectric 
material, with known electrical characteristics designed to 
carry electromagnetic energy from one point to another. 
Transient  Any signal or condition that exists only for a short time. 
Vector Network 
Analyser (VNA) 
A microwave instrument designed to measure and process the 
magnitude and phase of transmitted and reflected waves from 
the linear network or device under test. 
Velocity of 
Propagation 
Velocity of propagation, also known as velocity factor, is a 
measure of the speed of a signal in a transmission medium in 
comparison to the speed of light in free space or vacuum. 
Voltage Standing 
Wave Ratio 
(VSWR) 
A way of expressing impedance mismatch in RF circuits, 
resulting in signal reflection which causes voltage standing 
waves. The VSWR is defined as the ratio of the maximum 
voltage to the minimum voltage in the standing wave. A 
perfect impedance match would cause no voltage standing 
wave, so the VSWR would be 1:1. The larger the impedance 
mismatch, the larger the value of VSWR. 
Wafer Wafer, also called slice or substrate, is a thin slice of 
semiconductor material on which semiconductor devices are 
made. 
Y-parameters The input and output admittances that are used to characterize 
a two-port device or network. 
Z-parameters The input and output impedances that are used to characterize 
a two-port device or network. 
ZigBee A standard for short-distance, low-data-rate communications 
based on the IEEE 802.15.4 specification. ZigBee is created 
and maintained by the ZIGBEE Alliance Group. 
  
  
 
 
